Commit Graph

Select branches

Hide Pull Requests

b210-k7

Mono Color

• 1c5b744a4d FPGA: Replay block version 1.1 michael-west 2022-02-13 17:56:02 -08:00
• 16c1235b30 fpga: Update all RFNoC images Wade Fife 2022-03-29 19:11:54 -05:00
• b81ab96b12 rfnoc: Update device port names in image core YAML Wade Fife 2022-03-29 18:02:35 -05:00
• 4784032014 fpga: n3xx: Add missing BIST image core headers Wade Fife 2022-03-28 12:14:10 -05:00
• 61ee0ddec3 fpga: Use PROTOVER and CHDR_W from RFNoC image builder Wade Fife 2021-12-09 14:30:30 -06:00
• a0987ea0f8 fpga: n3xx: Fix clock frequency comments Wade Fife 2022-03-24 17:21:07 -05:00
• 1dd8058c08 fpga: e31x: Update DRAM IP simulation Wade Fife 2022-03-21 16:30:28 -05:00
• b2684c42a7 fpga: e31x: Fix DRAM traffic gen IP name Wade Fife 2022-03-21 16:27:07 -05:00
• e6a3c9598b fpga: tools: Add CG_400 image to X410 binaries package Humberto Jimenez 2022-03-10 11:03:31 -06:00
• 37e0f51d67 fpga: x400: Add x410_400_128_rfnoc_image_core Wade Fife 2022-02-25 13:09:43 -06:00
• 29ab52420f fpga: rfnoc: Fix PPS edge detection michael-west 2022-02-13 18:12:30 -08:00
• 56e53d271e fpga: rfnoc: Make Replay packet length independent of burst size Wade Fife 2022-03-04 18:50:21 -06:00
• df7fd28589 fgpa: rfnoc: Set Replay memory transactions to 2 KiB Wade Fife 2022-02-26 22:47:02 -06:00
• 0ae661c853 fpga: Add SPDX license identifier Aaron Rossetto 2022-03-09 07:24:09 -06:00
• c10f9a960e fpga: x400: Cleanup FPGA Makefile Wade Fife 2022-03-03 13:09:13 -06:00
• 32d1959e49 fpga: x400: Add support for DRAM with 400 MHz BW Wade Fife 2022-03-03 13:08:22 -06:00
• f88b56d9cb fpga: x400: Change AXI XB for DRAM to 512-bit Wade Fife 2022-02-26 12:18:57 -06:00
• 9ddb360199 fpga: rfnoc: Fix strobe probability in radio simulator Wade Fife 2022-03-01 13:46:28 -06:00
• 6227436d54 fpga: rfnoc: Regenerate noc_shells Wade Fife 2022-02-28 14:54:42 -06:00
• 11ca44bbb3 fpga: x400: Add SPI Controller Info register Javier Valenzuela 2022-03-02 13:44:35 -06:00
• 56b8f83341 fpga: x400: Adjust SPI engine strobes alignment Javier Valenzuela 2022-02-16 22:06:33 -06:00
• 8630f2616c fpga: x400: Set replay SEP buffers to twice MTU Wade Fife 2022-02-18 17:57:49 -06:00
• b7c900445e fpga: Add SPDX license identifier Aaron Rossetto 2022-02-23 10:10:51 -06:00
• c38c6f1b3a Remove FSRU-related files Martin Braun 2022-02-21 11:17:25 +01:00
• 3d3c75f74d fpga: e320: Add DRAM ports Wade Fife 2022-02-11 07:56:53 -06:00
• d706b50681 images: Remove references to N230 Martin Braun 2022-02-10 10:59:44 +01:00
• 1c0724aae2 fpga: n3xx: Fix DRAM FIFO address alignment Wade Fife 2022-02-08 14:13:52 -06:00
• 8589361e40 fpga: rfnoc: Change AWIDTH default for axi_ram_fifo Wade Fife 2022-02-07 14:18:06 -06:00
• c322899053 fpga: e31x: Add DRAM support Wade Fife 2022-01-29 20:47:36 -06:00
• 83ad8e36ba fpga: rfnoc: Add BLANK_OUTPUT to FIR filter block's parameters Jonathon Pendlum 2022-02-10 02:48:17 -05:00
• 01f7f75ca3 fpga: x400: Add DRAM enable macro Javier Valenzuela 2022-02-10 12:16:22 -06:00
• 43128791b4 images: Add utilization report files to B2xx image files Martin Braun 2022-02-10 10:58:39 +01:00
• cb471fe66a fpga: b2xx: Generate utilization report files Martin Braun 2022-02-09 12:36:54 +01:00
• 381c7d4d9c fpga: x400: zbx: cpld: Bump ZBX regmap copyright Javier Valenzuela 2022-02-09 09:28:48 -06:00
• 58d8fb66eb fpga: x400: cpld: Bump CMI wrapper copyright Javier Valenzuela 2022-02-09 09:29:26 -06:00
• 65448367b1 fpga: x400: Bump minor version Wade Fife 2022-01-27 08:16:30 -06:00
• 1b84fb44b0 fpga: x400: Update rfnoc_image_core files Wade Fife 2022-01-13 21:36:02 -06:00
• c885f401c0 fpga: x400: Add Replay to 100 and 200 MHz images Wade Fife 2022-01-13 16:56:11 -06:00
• c2477b9519 fpga: x400: Add DRAM support Wade Fife 2021-12-07 15:02:24 -06:00
• a265c582ff fpga: x400: Set DRAM speed to 2.0 GT/s Wade Fife 2022-02-03 08:38:47 -06:00
• 9a4a9645ad fpga: x400: Add axi_inter_4x64_512_bd IP Wade Fife 2022-01-27 07:59:02 -06:00
• f5b6a04e5c fpga: x400: Add axi_inter_2x128_512_bd IP Wade Fife 2021-12-07 15:03:18 -06:00
• 653c9bacf3 images: Update N32x CPLD manifest Humberto Jimenez 2021-12-16 12:08:51 -06:00
• 95c58d5ed6 fpga: n3xx: rh: cpld: Refactor CPLD build process Humberto Jimenez 2021-11-17 16:33:28 -06:00
• f645d3d613 fpga: Remove noc_shell_regs.vh and sim_rfnoc_lib.svh Martin Braun 2022-01-20 14:41:51 +01:00
• f9c1a57ddb fpga: x400: cpld: Bump copyright Javier Valenzuela 2022-01-21 13:29:06 -06:00
• 7e9d716efa fpga: x400: Bump copyright Javier Valenzuela 2022-01-21 16:11:26 -06:00
• 1ac4909e6f fpga: x400: Expand PS GPIO port for DIO control Javier Valenzuela 2021-09-27 14:35:57 -05:00
• 5237e5778c fpga: x400: Add SPI bus support for GPIO ports Javier Valenzuela 2021-09-29 10:04:04 -05:00
• 962d01e583 fpga: x400: Add GPIO control via ATR and DB state Javier Valenzuela 2021-07-12 13:54:33 -05:00
• 4edae39d9e fpga: x400: Connect Radio Blocks to DIO Javier Valenzuela 2021-06-23 11:32:01 -07:00
• 729d780bd4 fpga: tools: Fix adding directories for HDL source Wade Fife 2022-01-11 15:19:14 -06:00
• fd541b0d1a fpga: hls: Add version to generated HLS IP Wade Fife 2022-01-10 14:40:43 -06:00
• 9c73c857cf fpga: x400: Fix rfnoc_image_core.vh path Wade Fife 2022-01-12 15:29:14 -06:00
• 16e602b1ae uhd: update git://github.com references to https Steven Koo 2022-01-11 11:47:09 -06:00
• 471173f245 fpga: e320: Connect CTRL_IN pins to FPGA Martin Braun 2021-12-22 16:59:59 +01:00
• 5b75fcbd9a fpga: e320: Remove copy/paste from N310 code Martin Braun 2021-12-22 16:59:41 +01:00
• 979d9ef53a images: Add the utilization report for X410 images (X4_200) Martin Braun 2021-12-17 13:43:51 +01:00
• 3566b21f6f fpga: x300: Fix time register readback Wade Fife 2021-12-15 17:16:32 -06:00
• e7f0945319 fpga: tools: Update Vivado scripts to use python3 Wade Fife 2021-12-06 17:26:24 -06:00
• 73506997bd rfnoc: Fix noc_shell direction comments Wade Fife 2021-12-06 11:54:36 -06:00
• 537684dc86 fpga: x300: OR ATR signals going into db_control Martin Braun 2021-11-22 12:09:16 +01:00
• ed8a03b9b0 fpga: x400: cpld: Add manufacturing support Humberto Jimenez 2021-11-15 18:46:50 -06:00
• 4082066a6f fpga: x400: Refactor CPLDs build process Humberto Jimenez 2021-10-27 14:54:46 -05:00
• 119abe6800 fpga: tools: Add Quartus build utilities Humberto Jimenez 2021-11-03 14:16:45 -05:00
• c4cd0a129d fpga: Add ability to get time from Radio block michael-west 2021-11-04 12:40:09 -07:00
• 2589fd21c7 fpga: rfnoc: Add RFNoC CHDR resize module Wade Fife 2021-02-16 19:38:48 -06:00
• c2c8f03038 fpga: rfnoc: Add CHDR management util functions Wade Fife 2021-10-08 14:23:42 -05:00
• e3f4dc9986 x410: correct 100GbE link speed Andrew Lynch 2021-10-28 15:07:59 -05:00
• 7b6cfde554 fpga: lib: Clean up axi_mux Wade Fife 2021-09-14 17:12:15 -05:00
• 165498c186 fpga: rfnoc: Add labels to axi_switch generate blocks Wade Fife 2021-08-18 12:07:09 -05:00
• 1a72b843e8 fpga: rfnoc: Add labels to chdr_mgmt_pkt_handler Wade Fife 2021-09-28 13:07:58 -05:00
• 4e769632be fpga: rfnoc: Add documentation to chdr_xb_routing_table Wade Fife 2021-09-15 17:59:27 -05:00
• 78d49a8f0c fpga: Shorten line length for Launchpad linter Aaron Rossetto 2021-10-26 14:55:08 -05:00
• 2e9f7b96ee siggen: Fix direction of rotation Wade Fife 2021-10-25 12:53:19 -05:00
• ac0f45bb0e fpga: x300: Update synchronizer constraint Wade Fife 2021-09-10 15:50:25 -05:00
• 3c4c049943 fpga: n3xx: Update synchronizer constraint Wade Fife 2021-09-10 15:50:13 -05:00
• 63c358c082 fpga: lib: Update example constraint in synchronizer Wade Fife 2021-09-10 15:49:40 -05:00
• 463783f5e6 fpga: Update help message for setupenv.sh Wade Fife 2021-09-08 10:09:10 -05:00
• 38e4708a4a fpga: Remove stale references to UHD_FPGA_DIR Wade Fife 2021-09-01 15:38:39 -05:00
• 79add58c25 fpga: tools: Add UHD_FPGA_DIR definition to synthesis Wade Fife 2021-09-01 15:27:45 -05:00
• 869861c8cf fpga: Set default part for sim in setupenv.sh Wade Fife 2021-08-25 09:24:05 -05:00
• 3b15237d6b x300: Fix sfpp_io_core tuser width Wade Fife 2021-08-25 08:34:41 -05:00
• 13633dd543 fpga: Fix Xilinx bitfile parser for Python 3 Martin Braun 2021-08-23 18:05:21 +02:00
• 5983927439 sim: Update chdr_16sc_to_sc12 testbench michael-west 2021-08-03 11:42:35 -07:00
• 946ff5574d fpga: Re-order error and data packets michael-west 2021-07-26 14:00:27 -07:00
• 8332f5b161 fpga: Fix sc16 to sc12 converter michael-west 2021-07-26 13:48:34 -07:00
• f3085587fd fpga: rfnoc: Fix EOB loss in DUC Wade Fife 2021-06-15 14:14:14 -05:00
• acc8486ac1 fpga: sim: Add PkgComplex, PkgMath, and PkgRandom Wade Fife 2021-07-06 18:53:14 -05:00
• 3a6961a3f4 fpga: lib: Clean up and document lib files Wade Fife 2021-06-15 14:15:03 -05:00
• 3e94b6698e rfnoc: duc: Remove stale references to CORDIC Wade Fife 2021-07-09 13:55:25 -05:00
• 8164e94fbd N3xx: Fix White Rabbit michael-west 2021-08-02 09:29:48 -07:00
• bb5bff88f6 fpga: x400: Remove stale information in register map Humberto Jimenez 2021-07-23 09:26:53 -05:00
• 95dfc4af53 fpga: x400: Fix x4xx_qsfp_wrapper testbench Wade Fife 2021-06-17 15:17:31 -05:00
• 29ac752be0 fpga: sim: Check for empty packet in clear_unused_bytes Wade Fife 2021-06-14 16:29:19 -05:00
• 77a66a4de4 x400: sim: Move testbenches to sim folder Wade Fife 2021-06-11 14:34:06 -05:00
• fcfc6bf387 fpga: Update testbenches to work in ModelSim Wade Fife 2021-06-09 10:13:09 -05:00
• 162632e7c1 fpga: x400: Add makefiles for RF testbenches Wade Fife 2021-06-10 11:45:58 -05:00
• bdc67122b8 fpga: tools: Detect assertions in ModelSim simulation Wade Fife 2021-06-11 17:01:55 -05:00
• d37cc533a7 fpga: tools: Put SIM_SRCS at end of compile order Wade Fife 2021-06-10 11:38:47 -05:00