miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
51 Commits 1 Branch 0 Tags
dc86b52fd7393de7ed4d3be00630f8dc102d2a53
Commit Graph
3 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Michael West dc86b52fd7 DUC/DDC: Add variable time increment 
Sets time increment based on tick rate and sample rate instead of
assuming one tick per sample.  Defaults to legacy behavior.

Minor compat number bumped on DUC and DDC blocks.

Signed-off-by: Michael West <michael.west@ettus.com>


Original-commit: 12dfb97c8efce40494efb35bdd81d06b6f8b9b62
 2020-05-12 12:03:31 -05:00
Michael West 45d274746f X300: Make VITA time monotonic 
Make timekeeper tick on every cycle of the radio clock.

Signed-off-by: Michael West <michael.west@ettus.com>


Original-commit: 7886b71f13e9f6e5786c95286ef98f49ab716119
 2020-05-12 12:03:31 -05:00
michael-west bd647a7a8d Adding bootram.coe file from latest firmware changes. 
Original-commit: 973b47c48339dbae2e125a8c8d84ef67fedc4bdf
 2014-03-03 13:04:25 -08:00