fa95da3f7f6f7a6065800678efd5d9ebba07e758
Placing the SPI registers into the IOB makes timing closure more reliable. Original-commit: 6c25d54c34f0cc4612d5c9d27e0cbd90ff248795
Description
No description provided
84 MiB
Languages
Verilog
42.5%
VHDL
13%
SystemVerilog
12%
HTML
11.1%
C
9.6%
Other
11.6%