Max Köhler e67d78533c fpga: bump compat number to 10.0 ...

Original-commit: 1cb4898519dfc2661c4537ec06faa23ed4525329

2025-03-20 09:07:06 +01:00

export/x300/radio

Fix instances of sim preamble

2024-09-17 08:43:22 -05:00

lib

fpga: rfnoc: Move synthesizable code from sim to lib

2025-03-17 17:47:16 -05:00

sim

fpga: rfnoc: Move synthesizable code from sim to lib

2025-03-17 17:47:16 -05:00

tools

fpga: tools: Disable common simulation warnings

2025-03-17 13:40:26 -05:00

top

fpga: bump compat number to 10.0

2025-03-20 09:07:06 +01:00

.gitignore

fpga: Add more spurious files to gitignore

2023-12-13 17:28:09 -06:00

build.py

fpga: Replace references to python -> python3

2023-12-05 15:43:08 -06:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%