df0b86f43228c4472acbc8c4493cd3babdcc7574
This removes a duplicate code section that causes build warnings. It also references a wire that gets declared further down and the removed and remaining code sections were incorrectly indented. Original-commit: e8084eb4cb4ec6ff6476feb6e77ab3ea45dd969e
Description
No description provided
84 MiB
Languages
Verilog
42.5%
VHDL
13%
SystemVerilog
12%
HTML
11.1%
C
9.6%
Other
11.6%