Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
6bcbd09a6b96dc330820866d06cbd0ef8732e5cb
b210-k7-fpga/top/x400/constraints/timing
T
History
Friedrich Wenisch 3ed06cc861 fpga: x400: refactor RFDC block diagrams and timing constraints
Original-commit: a7bce74be154de9a68d6bdf2f9a6651b480b6dfa
2025-02-13 07:51:05 -06:00
..
common.xdc
fpga: x400: Add CE clock
2023-10-18 22:23:55 -05:00
dram.xdc
fpga: x400: Add support for X410 motherboard FPGA
2021-06-10 11:56:58 -05:00
shared_constants.sdc
fpga: x400: Add support for X410 motherboard FPGA
2021-06-10 11:56:58 -05:00
x410_clocks.xdc
mpm/fpga: x4xx: Major updates in preparation for future devices
2023-05-23 09:06:17 +02:00
x410.xdc
fpga: x400: refactor RFDC block diagrams and timing constraints
2025-02-13 07:51:05 -06:00
x440_clocks_200.xdc
fpga: x400: refactor RFDC block diagrams and timing constraints
2025-02-13 07:51:05 -06:00
x440_clocks_400.xdc
fpga: x400: refactor RFDC block diagrams and timing constraints
2025-02-13 07:51:05 -06:00
x440_clocks.xdc
fpga: x400: refactor RFDC block diagrams and timing constraints
2025-02-13 07:51:05 -06:00
x440.xdc
fpga: x400: refactor RFDC block diagrams and timing constraints
2025-02-13 07:51:05 -06:00
Powered by Gitea Version: 1.27.3 Page: 89ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API