Martin Braun 69e728dba0 fpga: Add passthru CHDR/DMA transport adapter module ...

Original-commit: badb2356066555807a2f1e1d08fe968261dfdb04

2024-06-11 10:20:07 +02:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: Add passthru CHDR/DMA transport adapter module

2024-06-11 10:20:07 +02:00

sim

fpga: rfnoc: Enable blocks with no inputs/outputs

2024-05-27 17:05:06 +02:00

tools

fpga: x4xx: Replace Ethernet transport adapter

2024-06-11 10:20:07 +02:00

top

fpga: x4xx: Replace Ethernet transport adapter

2024-06-11 10:20:07 +02:00

.gitignore

fpga: Add more spurious files to gitignore

2023-12-13 17:28:09 -06:00

build.py

fpga: Replace references to python -> python3

2023-12-05 15:43:08 -06:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%