Friedrich Wenisch 3ed06cc861 fpga: x400: refactor RFDC block diagrams and timing constraints ...

Original-commit: a7bce74be154de9a68d6bdf2f9a6651b480b6dfa

2025-02-13 07:51:05 -06:00

export/x300/radio

Fix instances of sim preamble

2024-09-17 08:43:22 -05:00

lib

fpga: rfnoc: fft: Use DEFAULT on reset in axis_cp_list

2025-02-12 22:06:20 -06:00

sim

fpga: sim: Allow DATA_WIDTH that's not a multiple of 8

2025-02-12 22:06:20 -06:00

tools

fpga: tools: Refactor viv_ip_xci_editor.py

2025-02-07 14:52:28 +01:00

top

fpga: x400: refactor RFDC block diagrams and timing constraints

2025-02-13 07:51:05 -06:00

.gitignore

fpga: Add more spurious files to gitignore

2023-12-13 17:28:09 -06:00

build.py

fpga: Replace references to python -> python3

2023-12-05 15:43:08 -06:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%