Wade Fife 29ac752be0 fpga: sim: Check for empty packet in clear_unused_bytes ...

Original-commit: 2615547a82bc4e06ff5fcb79c5c1efed76b058c7

2021-06-17 08:16:59 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: Update testbenches to work in ModelSim

2021-06-17 08:16:59 -05:00

sim

fpga: sim: Check for empty packet in clear_unused_bytes

2021-06-17 08:16:59 -05:00

tools

fpga: x400: Add makefiles for RF testbenches

2021-06-17 08:16:59 -05:00

top

x400: sim: Move testbenches to sim folder

2021-06-17 08:16:59 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%