Wade Fife
a265c582ff
fpga: x400: Set DRAM speed to 2.0 GT/s
...
Original-commit: 7b8d45380577ee27916a59c3f66eafb6f00ea7ca
2022-02-07 13:08:11 -07:00
Wade Fife
9a4a9645ad
fpga: x400: Add axi_inter_4x64_512_bd IP
...
Original-commit: 129440913803de793b82ddbd7b6f5605dacb8aa3
2022-02-07 13:08:11 -07:00
Wade Fife
f5b6a04e5c
fpga: x400: Add axi_inter_2x128_512_bd IP
...
Original-commit: e88c447a1a890a38ee875c14ab55a713056709b9
2022-02-07 13:08:11 -07:00
Javier Valenzuela
1ac4909e6f
fpga: x400: Expand PS GPIO port for DIO control
...
Original-commit: 4bfbb9eeec92fdd3e9d7096006f63477d4848f76
2022-01-25 10:18:47 -07:00
Humberto Jimenez
bb5bff88f6
fpga: x400: Remove stale information in register map
...
White Rabbit is not supported in X410, however the register map included an
incorrect reference to this unsupported feature.
This commit removes the WR reference from both the source and html files.
Original-commit: 7edd92dbcf2da1a1c0fabe02a97fdb6afdc89077
2021-07-28 10:08:47 -05:00
Wade Fife
fcfc6bf387
fpga: Update testbenches to work in ModelSim
...
Original-commit: 0076076467303247c4e62e5824e5bf8ce79cbe66
2021-06-17 08:16:59 -05:00
61782b02d7
fpga: x400: Add support for X410 motherboard FPGA
...
Co-authored-by: Andrew Moch <Andrew.Moch@ni.com >
Co-authored-by: Daniel Jepson <daniel.jepson@ni.com >
Co-authored-by: Javier Valenzuela <javier.valenzuela@ni.com >
Co-authored-by: Joerg Hofrichter <joerg.hofrichter@ni.com >
Co-authored-by: Kumaran Subramoniam <kumaran.subramoniam@ni.com >
Co-authored-by: Max Köhler <max.koehler@ni.com >
Co-authored-by: Michael Auchter <michael.auchter@ni.com >
Co-authored-by: Paul Butler <paul.butler@ni.com >
Co-authored-by: Wade Fife <wade.fife@ettus.com >
Co-authored-by: Hector Rubio <hrubio@ni.com >
Original-commit: 6d3765605262016a80f71e36357f749ea35cbe5a
2021-06-10 11:56:58 -05:00
Wade Fife