Javier Valenzuela ffdcc016cc fpga: x4xx: Refactor MB CPLD code for future devices ...

Original-commit: e2a79712a7949ffec88135236c744dc5d8bde217

2023-05-23 09:05:27 +02:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

FPGA: Add time changed pulse to timekeeper

2023-05-10 14:22:42 -05:00

sim

fpga: sim: Fix typo in clk_wait_f

2022-12-19 08:57:18 -06:00

tools

fpga: tools: Add X410_UC_200 image to X410 package

2023-02-24 08:07:17 -06:00

top

fpga: x4xx: Refactor MB CPLD code for future devices

2023-05-23 09:05:27 +02:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%