Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
ffdcc016cc602b3255529ca8ab185584c8f4a4a2
b210-k7-fpga/top
T
History
Javier Valenzuela ffdcc016cc fpga: x4xx: Refactor MB CPLD code for future devices
Original-commit: e2a79712a7949ffec88135236c744dc5d8bde217
2023-05-23 09:05:27 +02:00
..
b2xxmini
fpga: b2xx: Generate utilization report files
2022-02-10 11:35:47 -07:00
b200
fpga: b2xx: Generate utilization report files
2022-02-10 11:35:47 -07:00
e31x
FPGA: Synchronize X300 RX frontends on time change
2023-05-10 14:22:42 -05:00
e320
FPGA: Synchronize X300 RX frontends on time change
2023-05-10 14:22:42 -05:00
n3xx
FPGA: Synchronize X300 RX frontends on time change
2023-05-10 14:22:42 -05:00
python
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
x300
FPGA: Synchronize X300 RX frontends on time change
2023-05-10 14:22:42 -05:00
x400
fpga: x4xx: Refactor MB CPLD code for future devices
2023-05-23 09:05:27 +02:00
Makefile.common
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Powered by Gitea Version: 1.27.3 Page: 92ms Template: 13ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API