Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
f9d9b106df10296ce90728be9e56008809eb06bd
b210-k7-fpga/lib/rfnoc/blocks/rfnoc_block_axi_ram_fifo
T
History
Wade Fife 37b8b0d017 fpga: rfnoc: Move synthesizable code from sim to lib
Original-commit: d9f8c08dfb1afe98c35c5911125c6eead869713f
2025-03-17 17:47:16 -05:00
..
axi_ram_fifo_bist_regs.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axi_ram_fifo_bist.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axi_ram_fifo_regs.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
axi_ram_fifo_regs.vh
rfnoc: Fix FIR and AXI RAM block register documentation
2020-03-05 13:49:38 -06:00
axi_ram_fifo.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile.srcs
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
noc_shell_axi_ram_fifo.v
fpga: rfnoc: Regenerate noc_shells
2022-03-04 09:42:39 -06:00
rfnoc_block_axi_ram_fifo_all_tb.sv
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
rfnoc_block_axi_ram_fifo_tb.sv
fpga: rfnoc: Move synthesizable code from sim to lib
2025-03-17 17:47:16 -05:00
rfnoc_block_axi_ram_fifo.v
fpga: rfnoc: Change AWIDTH default for axi_ram_fifo
2022-02-10 19:46:39 -07:00
sim_axi_ram.sv
fpga: Add X440/FBX support
2023-06-12 10:27:29 -05:00
Powered by Gitea Version: 1.27.3 Page: 352ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API