e81f89128f7dd7a830213b14bfd1c8143e4a03f7
This adds time alignment to the radio, so that the first transmitted or received sample gets shifted into the position corresponding to its timestamp. The applies only to configurations in which SPC > 1. For example, if the radio time is incrementing by 4 samples per cycle (SPC = 4) starting at time 0, and a packet is supposed to be transmitted at time 201, then the data must be left-shifted by one sample (201 % 4 = 1), so that the first sample of the packet correctly aligns with the radio sample corresponding to time 201. Things get more complicated if the radio time is not a multiple of the SPC (i.e., the radio time started at time 1, 2, or 3 instead of 0). Original-commit: 9afa6be7b270047cb03cbd5a16482e5d19edc3dd
Description
No description provided
84 MiB
Languages
Verilog
42.5%
VHDL
13%
SystemVerilog
12%
HTML
11.1%
C
9.6%
Other
11.6%