miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
e7b1ac41e0395023897a8e5ea3aa0dfdb6df8e3c
b210-k7-fpga/top/b200/Define.vh
T

1 line
19 B
Systemverilog
Raw Blame History

`define TARGET_B210
Reference in New Issue View Git Blame Copy Permalink