cfa8afcf3718c007200f7c0bd9fbd120d6650c87
Fixed an issue where the DDC could experience an arithmetic overflow when receiving a full-scale signal with non-zero DDS frequency. Original-commit: 5030d0106b6d2230a1c28e72f765098c7916cf1b
Description
No description provided
84 MiB
Languages
Verilog
42.5%
VHDL
13%
SystemVerilog
12%
HTML
11.1%
C
9.6%
Other
11.6%