Martin Braun cf85a6d40c fpga: Add cores for SHA256 ...

Cores originate from https://github.com/secworks/sha256.


Original-commit: c43c72db097cbb5ebe29b7fa81484cbeaf19516b

2024-05-27 17:05:06 +02:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: Add cores for SHA256

2024-05-27 17:05:06 +02:00

sim

fpga: rfnoc: Enable blocks with no inputs/outputs

2024-05-27 17:05:06 +02:00

tools

fpga: x400: zbx: Set Locale for ZBX Lattice build

2024-05-21 20:37:52 -05:00

top

fpga: x400: Place SPI into IOB on X440

2024-04-09 17:12:44 -05:00

.gitignore

fpga: Add more spurious files to gitignore

2023-12-13 17:28:09 -06:00

build.py

fpga: Replace references to python -> python3

2023-12-05 15:43:08 -06:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%