25 lines
536 B
Verilog
25 lines
536 B
Verilog
// -*- verilog -*-
|
|
//
|
|
// USRP - Universal Software Radio Peripheral
|
|
//
|
|
// Copyright (C) 2008 Matt Ettus
|
|
//
|
|
|
|
//
|
|
|
|
// Clipping "macro", keeps the bottom bits
|
|
|
|
module clip
|
|
#(parameter bits_in=0,
|
|
parameter bits_out=0)
|
|
(input [bits_in-1:0] in,
|
|
output [bits_out-1:0] out);
|
|
|
|
wire overflow = |in[bits_in-1:bits_out-1] & ~(&in[bits_in-1:bits_out-1]);
|
|
assign out = overflow ?
|
|
(in[bits_in-1] ? {1'b1,{(bits_out-1){1'b0}}} : {1'b0,{(bits_out-1){1'b1}}}) :
|
|
in[bits_out-1:0];
|
|
|
|
endmodule // clip
|
|
|