Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
ba5e431c5c526fbd508b58cdcb0631c2e6259ddc
b210-k7-fpga/tools/make
T
History
Javier Valenzuela 6d89320721 fpga: x400: Add netlist make flow
Original-commit: 789fa8f65727afabdeb4eea30a941015c6cd2ad5
2024-06-11 10:20:07 +02:00
..
diamond_design_builder.mak
fpga: x400: zbx: Set Locale for ZBX Lattice build
2024-05-21 20:37:52 -05:00
diamond_preamble.mak
fpga: x400: zbx: Improve Lattice make flow
2024-03-05 20:07:50 -06:00
quartus_design_builder.mak
fpga: tools: Add Quartus build utilities
2021-12-01 10:51:07 -06:00
quartus_ip_builder.mak
fpga: tools: Add Quartus build utilities
2021-12-01 10:51:07 -06:00
quartus_preamble.mak
fpga: Add BUILD_BASE_DIR option to makefiles
2023-02-09 07:38:49 -06:00
viv_design_builder.mak
fpga: x400: Add netlist make flow
2024-06-11 10:20:07 +02:00
viv_hls_ip_builder.mak
fpga: tools: Fix HLS IP builder for Vivado 2021.1
2022-08-25 13:55:30 -05:00
viv_ip_builder.mak
mpm/fpga: x4xx: Major updates in preparation for future devices
2023-05-23 09:06:17 +02:00
viv_preamble.mak
utils: image builder: Major update
2024-06-11 10:20:07 +02:00
viv_sim_preamble.mak
fpga: Set default part for sim in setupenv.sh
2021-08-30 08:20:10 -05:00
viv_simulator.mak
fpga: tools: Add UHD_FPGA_DIR definition to synthesis
2021-09-08 08:36:05 -05:00
Powered by Gitea Version: 1.27.3 Page: 72ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API