miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
63 Commits 1 Branch 0 Tags
859accafb309f86fb05c91f3ea3604e0415946b8
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Wade Fife 859accafb3 fpga: sim: Add packet_info_equal function 
Original-commit: 902c6f4488d5a75cf7a83cc1dc998d42703b0929
2020-05-28 15:04:05 -05:00
export/x300/radio
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
lib
rfnoc: Add Split Stream RFNoC block
2020-05-28 14:49:32 -05:00
sim
fpga: sim: Add packet_info_equal function
2020-05-28 15:04:05 -05:00
tools
fpga: tools: Improve native ModelSim support
2020-05-26 13:36:55 -05:00
top
x300: Expand DRAM address space to 1G
2020-05-18 17:50:38 -05:00
.gitignore
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build.py
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
LICENSE.md
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
S
Description
No description provided
84 MiB
Languages
Verilog 42.5%
VHDL 13%
SystemVerilog 12%
HTML 11.1%
C 9.6%
Other 11.6%