miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

x300: Expand DRAM address space to 1G

Browse Source 
The address ranges configured for the AXI interconnect IP limited the
amount of accessible DRAM to two 32 MB regions. This change makes the
full 1G available to all DRAM ports.


Original-commit: bba0cddfadcb744e8a6fae27d57ba8d3995eaf64
This commit is contained in:
Wade Fife
2020-05-18 17:50:38 -05:00
parent 72d8f4c8d4
commit cb04b641a3
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
top/x300/ip/axi_intercon_2x64_128_bd/axi_intercon_2x64_128_bd.bd
+3 -3
View File
@@ -1078,8 +1078,8 @@
<spirit:segment>
<spirit:name>SEG_M00_AXI_Reg</spirit:name>
<spirit:displayName>/M00_AXI/Reg</spirit:displayName>
<spirit:addressOffset>0x02000000</spirit:addressOffset>
<spirit:range>32M</spirit:range>
<spirit:addressOffset>0x00000000</spirit:addressOffset>
<spirit:range>1G</spirit:range>
</spirit:segment>
</spirit:segments>
</spirit:addressSpace>
@@ -1092,7 +1092,7 @@
<spirit:name>SEG_M00_AXI_Reg</spirit:name>
<spirit:displayName>/M00_AXI/Reg</spirit:displayName>
<spirit:addressOffset>0x00000000</spirit:addressOffset>
<spirit:range>32M</spirit:range>
<spirit:range>1G</spirit:range>
</spirit:segment>
</spirit:segments>
</spirit:addressSpace>