miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
7e3f04d0ab96247bf805ef5b8f3d2c75a518fa63
b210-k7-fpga/top/e320
T
History
Wade Fife 7e3f04d0ab fpga: e320: Update AXI interconnect address range 
This change allows the entire 2 GiB address space to be accessed on
each memory port.


Original-commit: d352f5a9c3bd3791f0320be1e615146fe7459453
2020-08-28 15:07:38 -05:00
..
dts
e320: Swap out liberio for internal Ethernet
2020-07-16 10:00:12 -05:00
ip
fpga: e320: Update AXI interconnect address range
2020-08-28 15:07:38 -05:00
.gitignore
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build_e320.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
dev_config.json
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_1ge.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_10ge_port0.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_10ge.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_aurora.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_clocking.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_core.v
fpga: e320: Fix timeout for timekeeper registers
2020-08-19 12:28:22 -05:00
e320_dram.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_rfnoc_image_core.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_rfnoc_image_core.yml
fpga: e320: Fix default YAML target to E320_1G
2020-08-17 07:56:30 -05:00
e320_static_router.hex
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320.v
e320: Swap out liberio for internal Ethernet
2020-07-16 10:00:12 -05:00
Makefile
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile.e320.inc
fpga: Update RFNOC_EDGE_TBL_FILE for Cygwin
2020-06-12 15:50:16 -05:00
mb_pins.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
mb_timing.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
n3xx_mgt_io_core.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
n3xx_sfp_wrapper.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
setupenv.sh
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00