Wade Fife 7dc93d0e8c fpga: e320 Change MIG arbitration to RD_PRI_REG ...

Original-commit: 2a27f72f86e74c569e5ea158a5ca9cde68c41a97

2022-11-08 08:20:48 -06:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: lib: Add MTU parameter to eth_internal

2022-09-01 14:41:55 -05:00

sim

fpga: sim: Support unused tkeep in AxiStreamPacket::dump_bytes()

2022-08-29 17:01:45 -05:00

tools

fpga: Fix Vivado version check in viv_hardware_utils

2022-09-08 11:53:44 -05:00

top

fpga: e320 Change MIG arbitration to RD_PRI_REG

2022-11-08 08:20:48 -06:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%