Wade Fife 7b1174ffd9 fpga: tools: Fix ModelSim return status ...

Original-commit: 05137529261bf9eae2a8b72cdf67e86a8ff96927

2020-06-18 15:26:07 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: rfnoc: Add support for 512-bit CHDR widths

2020-06-18 09:09:34 -05:00

sim

fpga: rfnoc: Add support for 512-bit CHDR widths

2020-06-18 09:09:34 -05:00

tools

fpga: tools: Fix ModelSim return status

2020-06-18 15:26:07 -05:00

top

fpga: Update RFNOC_EDGE_TBL_FILE for Cygwin

2020-06-12 15:50:16 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%