miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
7b1174ffd9e354a167fc4f8571d61cf1f88ac16c
b210-k7-fpga/lib
T
History
Andrew Moch 55881469ac fpga: rfnoc: Add support for 512-bit CHDR widths 
This fixes the rfnoc_null_src_sink, chdr_crossbar_nxn, and
chdr_stream_endpoint blocks so that wider CHDR widths are properly
supported. It also updates PkgChdrBfm to able to properly test these
blocks. The testbenches have been updated to test both 64 and 512-bit
widths.


Original-commit: 3af8dcaacfa4bf36dcae3bdbf0b353385b7063c6
2020-06-18 09:09:34 -05:00
..
axi
fpga: lib: Add AXI-Stream splitter (axis_split)
2020-04-14 16:37:43 -05:00
control
fpga: lib: add extended spi core for 64bit
2020-06-17 07:13:20 -05:00
control_200
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
dsp
fpga: rfnoc: Add Vector IIR RFNoC block
2020-05-19 14:22:55 -05:00
extramfifo
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
fifo
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
fifo_200
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
gpif2
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
hls
fpga: rfnoc: Add RFNoC Add/Sub block
2020-05-28 15:04:05 -05:00
io_cap_gen
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
io_port2
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
ip
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
packet_proc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
packet_proc_200
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
radio_200
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
rfnoc
fpga: rfnoc: Add support for 512-bit CHDR widths
2020-06-18 09:09:34 -05:00
sim
fpga: Fix errors found by linting with vsim
2020-03-23 08:23:51 -05:00
simple_gemac
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
timing
fixup! lib: add option for output register in pps generator
2020-02-05 09:26:57 -06:00
vita_200
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
vivado_ipi
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
wb_spi
fpga: lib: extend wb_spi ability to limit transmission length
2020-06-04 14:46:19 -05:00
white_rabbit/wr_cores_v4_2
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
wishbone
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
xge
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
xge_interface
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
zpu
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
zynq_fifo
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00