Wade Fife 712142efdb fpga: sim: Initialize test_status ...

Initialize test_status for backwards compatability with testbenches
that don't call start_tb().


Original-commit: 72295360e65d989dd774deabc4add0a54eb6f97e

2024-06-20 11:35:27 +02:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga/usrp3: Fix DC truncation bias by adding rounding to DDC chain.

2024-06-11 10:20:08 +02:00

sim

fpga: sim: Initialize test_status

2024-06-20 11:35:27 +02:00

tools

image builder: Add --build-ip-dir option

2024-06-11 10:20:08 +02:00

top

image builder: Add --build-ip-dir option

2024-06-11 10:20:08 +02:00

.gitignore

fpga: Add more spurious files to gitignore

2023-12-13 17:28:09 -06:00

build.py

fpga: Replace references to python -> python3

2023-12-05 15:43:08 -06:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%