Wade Fife 6a5a23a7a2 rfnoc: Add Split Stream RFNoC block ...

Original-commit: c27c8db011ea6ad1d0682ee06eede75989622b95

2020-05-28 14:49:32 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

rfnoc: Add Split Stream RFNoC block

2020-05-28 14:49:32 -05:00

sim

fpga: sim: Don't affect packet arguments in chdr_to_axis

2020-05-04 23:40:25 -05:00

tools

fpga: tools: Improve native ModelSim support

2020-05-26 13:36:55 -05:00

top

x300: Expand DRAM address space to 1G

2020-05-18 17:50:38 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%