8669c68048
Most important effect of this change: rfnoc_image_builder is now required to build bitfiles, 'make' alone won't suffice any longer! This is a huge changeset to the image builder that combines multiple new features: - There no longer is a separate edge file for the static router. The static routes are generated as a Verilog parameter directly into the rfnoc_core_kernel (which is also modified). - image_builder.py is split up into several smaller files. Code is moved into yaml_utils.py, and the new files grc.py, builder_config.py - Generic module support is added. Aside from noc blocks and stream endpoints, we can now instantiate arbitrary modules (they also require a YAML description file). - To enable such modules, resets are now also tracked the same way that clock domains are. - The ImageBuilderConfig config object now more closes matches the original YAML file. The attributes 'clk_domain_con' and 'block_con' are removed. Instead, the attributes 'connections' and 'clk_domains' are sanitized and amended with extra annotations. The templates are updated to reflect this change. - IO ports can now carry parameters, e.g., to have variable wire widths based on the configuration. - Many Pylint warnings were resolved. - Add inheritance support for image core YAML files. This allows image core files to (recursively) inherit from other image core files. To do so, simply put an 'inherit' entry at the top of the file: ```yaml inherit: 'x410_radio_base.yml' ``` - The inheritance feature is used as part of the image core files. - Image core and DTS files are now generated as a build artefact into the build directory. This requires the usage of rfnoc_image_builder to build images. As a consequence, it is no longer required to check in image core Verilog files. - As another consequence, rfnoc_image_builder is required to build bitfiles! - Image flavours are no longer defined through Makefiles, but purely from the image core YAML files. - Remove all image core YAML files that do not generate a shipping image. Because of the inheritance feature and the requirement to use the image builder, it is trivial to add new YAML files. - Add support for transport adapters through the YAML files. Before, transport adapters were inferred from the make target (e.g., X410_X4_200 would have four 10GbE links based on the 'X4' substring). Now, transport adapters are defined via the image core YAML. - This feature is currently only used (or can be used) by the X4xx series. Older devices may or may not be ported to allow custom transport adapters in the future. - Add parameters to the BSP YAMLs and the devices itself. This allows setting global parameters in the image core files. For example, the X4x0 devices use this to decide if they instantiate DRAM channels. - DTS includes and constraint files can now be requested by blocks/transport adapter through their YAML files. They do no longer need to be listed in the Makefile. - Support for secure image cores. These are image cores that allow incorporating RFNoC blocks that require license keys and thus can't live in an open-source environment. This solution adds the option for secure image cores without touching the open source feature set. - Add --reuse option to allow manual editing of generated artefacts - Allow IO signatures from any module: until now IO signatures had to be defined in a single file (io_signatures). This file will persist. In addition each module can add its own IO signature as with the same format the core IO signatures placed under the top level key `io_signatures`. IO signatures are still maintained in a global dictionary. The consequence is that they can be shared among independent modules as well as they have to have a globally unique name. The image builder will warn about detected name clashes for the signatures. - As a consequence, some less commonly used IO signatures were moved to their corresponding module YAML files. Co-authored-by: Wade Fife <wade.fife@ni.com> Co-authored-by: Lars Amsel <lars.amsel@ni.com> Original-commit: a98ce2621e2a2dc25535fc700b49bfcb00b8eb59
1098 lines
45 KiB
Verilog
1098 lines
45 KiB
Verilog
//
|
|
// Copyright 2023 Ettus Research, a National Instruments Brand
|
|
//
|
|
// SPDX-License-Identifier: LGPL-3.0-or-later
|
|
//
|
|
// Module: rfnoc_image_core (for n300)
|
|
//
|
|
// Description:
|
|
//
|
|
// The RFNoC Image Core contains the Verilog description of the RFNoC design
|
|
// to be loaded onto the FPGA.
|
|
//
|
|
// This file was automatically generated by the RFNoC image builder tool.
|
|
// Re-running that tool will overwrite this file!
|
|
//
|
|
// Source: n300_rfnoc_image_core.yml
|
|
//
|
|
|
|
`default_nettype none
|
|
|
|
|
|
module rfnoc_image_core #(
|
|
parameter [31:0] CHDR_W = 64,
|
|
parameter [31:0] PORT_W = 64,
|
|
parameter [31:0] ETH0_W = 64,
|
|
parameter [31:0] ETH1_W = 64,
|
|
parameter [31:0] DMA_W = 64,
|
|
parameter MTU = 10,
|
|
parameter [15:0] PROTOVER = {8'd1, 8'd0},
|
|
parameter RADIO_NIPC = 1
|
|
) (
|
|
// Clocks
|
|
input wire chdr_aclk,
|
|
input wire ctrl_aclk,
|
|
input wire core_arst,
|
|
input wire radio_clk,
|
|
input wire dram_clk,
|
|
input wire ce_clk,
|
|
// Basic
|
|
input wire [ 15:0] device_id,
|
|
|
|
// IO ports /////////////////////////
|
|
|
|
// ctrlport_radio0
|
|
output wire m_ctrlport_radio0_req_wr,
|
|
output wire m_ctrlport_radio0_req_rd,
|
|
output wire [ 19:0] m_ctrlport_radio0_req_addr,
|
|
output wire [ 31:0] m_ctrlport_radio0_req_data,
|
|
output wire [ 3:0] m_ctrlport_radio0_req_byte_en,
|
|
output wire m_ctrlport_radio0_req_has_time,
|
|
output wire [ 63:0] m_ctrlport_radio0_req_time,
|
|
input wire m_ctrlport_radio0_resp_ack,
|
|
input wire [ 1:0] m_ctrlport_radio0_resp_status,
|
|
input wire [ 31:0] m_ctrlport_radio0_resp_data,
|
|
// time
|
|
input wire [ 63:0] radio_time,
|
|
// radio0
|
|
input wire [ 63:0] radio_rx_data_radio0,
|
|
input wire [ 1:0] radio_rx_stb_radio0,
|
|
output wire [ 1:0] radio_rx_running_radio0,
|
|
output wire [ 63:0] radio_tx_data_radio0,
|
|
input wire [ 1:0] radio_tx_stb_radio0,
|
|
output wire [ 1:0] radio_tx_running_radio0,
|
|
// dram
|
|
input wire axi_rst,
|
|
output wire [ 7:0] m_axi_awid,
|
|
output wire [ 383:0] m_axi_awaddr,
|
|
output wire [ 63:0] m_axi_awlen,
|
|
output wire [ 23:0] m_axi_awsize,
|
|
output wire [ 15:0] m_axi_awburst,
|
|
output wire [ 7:0] m_axi_awlock,
|
|
output wire [ 31:0] m_axi_awcache,
|
|
output wire [ 23:0] m_axi_awprot,
|
|
output wire [ 31:0] m_axi_awqos,
|
|
output wire [ 31:0] m_axi_awregion,
|
|
output wire [ 7:0] m_axi_awuser,
|
|
output wire [ 7:0] m_axi_awvalid,
|
|
input wire [ 7:0] m_axi_awready,
|
|
output wire [4191:0] m_axi_wdata,
|
|
output wire [ 511:0] m_axi_wstrb,
|
|
output wire [ 7:0] m_axi_wlast,
|
|
output wire [ 7:0] m_axi_wuser,
|
|
output wire [ 7:0] m_axi_wvalid,
|
|
input wire [ 7:0] m_axi_wready,
|
|
input wire [ 7:0] m_axi_bid,
|
|
input wire [ 15:0] m_axi_bresp,
|
|
input wire [ 7:0] m_axi_buser,
|
|
input wire [ 7:0] m_axi_bvalid,
|
|
output wire [ 7:0] m_axi_bready,
|
|
output wire [ 7:0] m_axi_arid,
|
|
output wire [ 383:0] m_axi_araddr,
|
|
output wire [ 63:0] m_axi_arlen,
|
|
output wire [ 23:0] m_axi_arsize,
|
|
output wire [ 15:0] m_axi_arburst,
|
|
output wire [ 7:0] m_axi_arlock,
|
|
output wire [ 31:0] m_axi_arcache,
|
|
output wire [ 31:0] m_axi_arprot,
|
|
output wire [ 31:0] m_axi_arqos,
|
|
output wire [ 31:0] m_axi_arregion,
|
|
output wire [ 7:0] m_axi_aruser,
|
|
output wire [ 7:0] m_axi_arvalid,
|
|
input wire [ 7:0] m_axi_arready,
|
|
input wire [ 7:0] m_axi_rid,
|
|
input wire [4191:0] m_axi_rdata,
|
|
input wire [ 15:0] m_axi_rresp,
|
|
input wire [ 7:0] m_axi_rlast,
|
|
input wire [ 7:0] m_axi_ruser,
|
|
input wire [ 7:0] m_axi_rvalid,
|
|
output wire [ 7:0] m_axi_rready,
|
|
|
|
// Transport Adapters ///////////////
|
|
|
|
// Transport 0 (eth0)
|
|
input wire [PORT_W-1:0] s_eth0_tdata,
|
|
input wire s_eth0_tlast,
|
|
input wire s_eth0_tvalid,
|
|
output wire s_eth0_tready,
|
|
output wire [PORT_W-1:0] m_eth0_tdata,
|
|
output wire m_eth0_tlast,
|
|
output wire m_eth0_tvalid,
|
|
input wire m_eth0_tready,
|
|
// Transport 1 (eth1)
|
|
input wire [PORT_W-1:0] s_eth1_tdata,
|
|
input wire s_eth1_tlast,
|
|
input wire s_eth1_tvalid,
|
|
output wire s_eth1_tready,
|
|
output wire [PORT_W-1:0] m_eth1_tdata,
|
|
output wire m_eth1_tlast,
|
|
output wire m_eth1_tvalid,
|
|
input wire m_eth1_tready,
|
|
// Transport 2 (dma)
|
|
input wire [PORT_W-1:0] s_dma_tdata,
|
|
input wire s_dma_tlast,
|
|
input wire s_dma_tvalid,
|
|
output wire s_dma_tready,
|
|
output wire [PORT_W-1:0] m_dma_tdata,
|
|
output wire m_dma_tlast,
|
|
output wire m_dma_tvalid,
|
|
input wire m_dma_tready
|
|
);
|
|
|
|
localparam BLOCK_CHDR_W = 64;
|
|
localparam BYTE_MTU = MTU + $clog2(CHDR_W/8);
|
|
localparam BLOCK_MTU = BYTE_MTU - $clog2(BLOCK_CHDR_W/8);
|
|
localparam EP0_W = 64;
|
|
localparam EP0_MTU = BYTE_MTU - $clog2(EP0_W/8);
|
|
localparam EP1_W = 64;
|
|
localparam EP1_MTU = BYTE_MTU - $clog2(EP1_W/8);
|
|
localparam EP2_W = 64;
|
|
localparam EP2_MTU = BYTE_MTU - $clog2(EP2_W/8);
|
|
localparam EP3_W = 64;
|
|
localparam EP3_MTU = BYTE_MTU - $clog2(EP3_W/8);
|
|
|
|
wire rfnoc_chdr_clk, rfnoc_chdr_rst;
|
|
wire rfnoc_ctrl_clk, rfnoc_ctrl_rst;
|
|
|
|
|
|
//---------------------------------------------------------------------------
|
|
// CHDR Crossbar
|
|
//---------------------------------------------------------------------------
|
|
|
|
wire [PORT_W-1:0] xb_to_ep0_tdata ;
|
|
wire xb_to_ep0_tlast ;
|
|
wire xb_to_ep0_tvalid;
|
|
wire xb_to_ep0_tready;
|
|
wire [PORT_W-1:0] ep0_to_xb_tdata ;
|
|
wire ep0_to_xb_tlast ;
|
|
wire ep0_to_xb_tvalid;
|
|
wire ep0_to_xb_tready;
|
|
wire [PORT_W-1:0] xb_to_ep1_tdata ;
|
|
wire xb_to_ep1_tlast ;
|
|
wire xb_to_ep1_tvalid;
|
|
wire xb_to_ep1_tready;
|
|
wire [PORT_W-1:0] ep1_to_xb_tdata ;
|
|
wire ep1_to_xb_tlast ;
|
|
wire ep1_to_xb_tvalid;
|
|
wire ep1_to_xb_tready;
|
|
wire [PORT_W-1:0] xb_to_ep2_tdata ;
|
|
wire xb_to_ep2_tlast ;
|
|
wire xb_to_ep2_tvalid;
|
|
wire xb_to_ep2_tready;
|
|
wire [PORT_W-1:0] ep2_to_xb_tdata ;
|
|
wire ep2_to_xb_tlast ;
|
|
wire ep2_to_xb_tvalid;
|
|
wire ep2_to_xb_tready;
|
|
wire [PORT_W-1:0] xb_to_ep3_tdata ;
|
|
wire xb_to_ep3_tlast ;
|
|
wire xb_to_ep3_tvalid;
|
|
wire xb_to_ep3_tready;
|
|
wire [PORT_W-1:0] ep3_to_xb_tdata ;
|
|
wire ep3_to_xb_tlast ;
|
|
wire ep3_to_xb_tvalid;
|
|
wire ep3_to_xb_tready;
|
|
|
|
chdr_crossbar_nxn #(
|
|
.PORT_W (PORT_W),
|
|
.NPORTS (7),
|
|
.CHDR_WIDTHS ({EP3_W, EP2_W, EP1_W, EP0_W, DMA_W, ETH1_W, ETH0_W}),
|
|
.DEFAULT_PORT (0),
|
|
.ROUTES ({ 7'b1111111,
|
|
7'b1111111,
|
|
7'b1111111,
|
|
7'b1111111,
|
|
7'b1111100,
|
|
7'b1111010,
|
|
7'b1111001 }),
|
|
.BYTE_MTU (BYTE_MTU),
|
|
.ROUTE_TBL_SIZE (6),
|
|
.MUX_ALLOC ("ROUND-ROBIN"),
|
|
.OPTIMIZE ("AREA"),
|
|
.NPORTS_MGMT (3),
|
|
.EXT_RTCFG_PORT (0),
|
|
.PROTOVER (PROTOVER)
|
|
) chdr_crossbar_nxn_i (
|
|
.clk (rfnoc_chdr_clk),
|
|
.reset (rfnoc_chdr_rst),
|
|
.device_id (device_id),
|
|
.s_axis_tdata ({ep3_to_xb_tdata , ep2_to_xb_tdata , ep1_to_xb_tdata , ep0_to_xb_tdata , s_dma_tdata , s_eth1_tdata , s_eth0_tdata }),
|
|
.s_axis_tlast ({ep3_to_xb_tlast , ep2_to_xb_tlast , ep1_to_xb_tlast , ep0_to_xb_tlast , s_dma_tlast , s_eth1_tlast , s_eth0_tlast }),
|
|
.s_axis_tvalid ({ep3_to_xb_tvalid, ep2_to_xb_tvalid, ep1_to_xb_tvalid, ep0_to_xb_tvalid, s_dma_tvalid, s_eth1_tvalid, s_eth0_tvalid}),
|
|
.s_axis_tready ({ep3_to_xb_tready, ep2_to_xb_tready, ep1_to_xb_tready, ep0_to_xb_tready, s_dma_tready, s_eth1_tready, s_eth0_tready}),
|
|
.m_axis_tdata ({xb_to_ep3_tdata , xb_to_ep2_tdata , xb_to_ep1_tdata , xb_to_ep0_tdata , m_dma_tdata , m_eth1_tdata , m_eth0_tdata }),
|
|
.m_axis_tlast ({xb_to_ep3_tlast , xb_to_ep2_tlast , xb_to_ep1_tlast , xb_to_ep0_tlast , m_dma_tlast , m_eth1_tlast , m_eth0_tlast }),
|
|
.m_axis_tvalid ({xb_to_ep3_tvalid, xb_to_ep2_tvalid, xb_to_ep1_tvalid, xb_to_ep0_tvalid, m_dma_tvalid, m_eth1_tvalid, m_eth0_tvalid}),
|
|
.m_axis_tready ({xb_to_ep3_tready, xb_to_ep2_tready, xb_to_ep1_tready, xb_to_ep0_tready, m_dma_tready, m_eth1_tready, m_eth0_tready}),
|
|
.ext_rtcfg_stb (1'h0),
|
|
.ext_rtcfg_addr (16'h0),
|
|
.ext_rtcfg_data (32'h0),
|
|
.ext_rtcfg_ack ()
|
|
);
|
|
|
|
|
|
//---------------------------------------------------------------------------
|
|
// Stream Endpoints
|
|
//---------------------------------------------------------------------------
|
|
|
|
// If requested buffer size is 0, use the minimum SRL-based FIFO size.
|
|
// Otherwise, make sure it's at least two MTU-sized packets.
|
|
localparam REQ_BUFF_SIZE_EP0 = 32768;
|
|
localparam INGRESS_BUFF_SIZE_EP0 =
|
|
REQ_BUFF_SIZE_EP0 == 0 ? 5 :
|
|
REQ_BUFF_SIZE_EP0 < 2*(2**EP0_MTU) ? EP0_MTU+1 :
|
|
$clog2(REQ_BUFF_SIZE_EP0);
|
|
|
|
wire [BLOCK_CHDR_W-1:0] m_ep0_out0_tdata;
|
|
wire m_ep0_out0_tlast;
|
|
wire m_ep0_out0_tvalid;
|
|
wire m_ep0_out0_tready;
|
|
wire [BLOCK_CHDR_W-1:0] s_ep0_in0_tdata;
|
|
wire s_ep0_in0_tlast;
|
|
wire s_ep0_in0_tvalid;
|
|
wire s_ep0_in0_tready;
|
|
wire [ 31:0] m_ep0_ctrl_tdata, s_ep0_ctrl_tdata;
|
|
wire m_ep0_ctrl_tlast, s_ep0_ctrl_tlast;
|
|
wire m_ep0_ctrl_tvalid, s_ep0_ctrl_tvalid;
|
|
wire m_ep0_ctrl_tready, s_ep0_ctrl_tready;
|
|
|
|
chdr_stream_endpoint #(
|
|
.DEVICE_FAMILY ("7SERIES"),
|
|
.PROTOVER (PROTOVER),
|
|
.CHDR_W (EP0_W),
|
|
.BLOCK_CHDR_W (BLOCK_CHDR_W),
|
|
.AXIS_CTRL_EN (1),
|
|
.AXIS_DATA_EN (1),
|
|
.NUM_DATA_I (1),
|
|
.NUM_DATA_O (1),
|
|
.INST_NUM (0),
|
|
.CTRL_XBAR_PORT (1),
|
|
.INGRESS_BUFF_SIZE (INGRESS_BUFF_SIZE_EP0),
|
|
.MTU (EP0_MTU),
|
|
.REPORT_STRM_ERRS (1)
|
|
) ep0_i (
|
|
.rfnoc_chdr_clk (rfnoc_chdr_clk),
|
|
.rfnoc_chdr_rst (rfnoc_chdr_rst),
|
|
.rfnoc_ctrl_clk (rfnoc_ctrl_clk),
|
|
.rfnoc_ctrl_rst (rfnoc_ctrl_rst),
|
|
.device_id (device_id),
|
|
.s_axis_chdr_tdata (xb_to_ep0_tdata),
|
|
.s_axis_chdr_tlast (xb_to_ep0_tlast),
|
|
.s_axis_chdr_tvalid (xb_to_ep0_tvalid),
|
|
.s_axis_chdr_tready (xb_to_ep0_tready),
|
|
.m_axis_chdr_tdata (ep0_to_xb_tdata),
|
|
.m_axis_chdr_tlast (ep0_to_xb_tlast),
|
|
.m_axis_chdr_tvalid (ep0_to_xb_tvalid),
|
|
.m_axis_chdr_tready (ep0_to_xb_tready),
|
|
.s_axis_data_tdata ({s_ep0_in0_tdata}),
|
|
.s_axis_data_tlast ({s_ep0_in0_tlast}),
|
|
.s_axis_data_tvalid ({s_ep0_in0_tvalid}),
|
|
.s_axis_data_tready ({s_ep0_in0_tready}),
|
|
.m_axis_data_tdata ({m_ep0_out0_tdata}),
|
|
.m_axis_data_tlast ({m_ep0_out0_tlast}),
|
|
.m_axis_data_tvalid ({m_ep0_out0_tvalid}),
|
|
.m_axis_data_tready ({m_ep0_out0_tready}),
|
|
.s_axis_ctrl_tdata (s_ep0_ctrl_tdata),
|
|
.s_axis_ctrl_tlast (s_ep0_ctrl_tlast),
|
|
.s_axis_ctrl_tvalid (s_ep0_ctrl_tvalid),
|
|
.s_axis_ctrl_tready (s_ep0_ctrl_tready),
|
|
.m_axis_ctrl_tdata (m_ep0_ctrl_tdata),
|
|
.m_axis_ctrl_tlast (m_ep0_ctrl_tlast),
|
|
.m_axis_ctrl_tvalid (m_ep0_ctrl_tvalid),
|
|
.m_axis_ctrl_tready (m_ep0_ctrl_tready),
|
|
.strm_seq_err_stb (),
|
|
.strm_data_err_stb (),
|
|
.strm_route_err_stb (),
|
|
.signal_data_err (1'b0)
|
|
);
|
|
|
|
// If requested buffer size is 0, use the minimum SRL-based FIFO size.
|
|
// Otherwise, make sure it's at least two MTU-sized packets.
|
|
localparam REQ_BUFF_SIZE_EP1 = 32768;
|
|
localparam INGRESS_BUFF_SIZE_EP1 =
|
|
REQ_BUFF_SIZE_EP1 == 0 ? 5 :
|
|
REQ_BUFF_SIZE_EP1 < 2*(2**EP1_MTU) ? EP1_MTU+1 :
|
|
$clog2(REQ_BUFF_SIZE_EP1);
|
|
|
|
wire [BLOCK_CHDR_W-1:0] m_ep1_out0_tdata;
|
|
wire m_ep1_out0_tlast;
|
|
wire m_ep1_out0_tvalid;
|
|
wire m_ep1_out0_tready;
|
|
wire [BLOCK_CHDR_W-1:0] s_ep1_in0_tdata;
|
|
wire s_ep1_in0_tlast;
|
|
wire s_ep1_in0_tvalid;
|
|
wire s_ep1_in0_tready;
|
|
wire [ 31:0] m_ep1_ctrl_tdata, s_ep1_ctrl_tdata;
|
|
wire m_ep1_ctrl_tlast, s_ep1_ctrl_tlast;
|
|
wire m_ep1_ctrl_tvalid, s_ep1_ctrl_tvalid;
|
|
wire m_ep1_ctrl_tready, s_ep1_ctrl_tready;
|
|
|
|
chdr_stream_endpoint #(
|
|
.DEVICE_FAMILY ("7SERIES"),
|
|
.PROTOVER (PROTOVER),
|
|
.CHDR_W (EP1_W),
|
|
.BLOCK_CHDR_W (BLOCK_CHDR_W),
|
|
.AXIS_CTRL_EN (0),
|
|
.AXIS_DATA_EN (1),
|
|
.NUM_DATA_I (1),
|
|
.NUM_DATA_O (1),
|
|
.INST_NUM (1),
|
|
.CTRL_XBAR_PORT (2),
|
|
.INGRESS_BUFF_SIZE (INGRESS_BUFF_SIZE_EP1),
|
|
.MTU (EP1_MTU),
|
|
.REPORT_STRM_ERRS (1)
|
|
) ep1_i (
|
|
.rfnoc_chdr_clk (rfnoc_chdr_clk),
|
|
.rfnoc_chdr_rst (rfnoc_chdr_rst),
|
|
.rfnoc_ctrl_clk (rfnoc_ctrl_clk),
|
|
.rfnoc_ctrl_rst (rfnoc_ctrl_rst),
|
|
.device_id (device_id),
|
|
.s_axis_chdr_tdata (xb_to_ep1_tdata),
|
|
.s_axis_chdr_tlast (xb_to_ep1_tlast),
|
|
.s_axis_chdr_tvalid (xb_to_ep1_tvalid),
|
|
.s_axis_chdr_tready (xb_to_ep1_tready),
|
|
.m_axis_chdr_tdata (ep1_to_xb_tdata),
|
|
.m_axis_chdr_tlast (ep1_to_xb_tlast),
|
|
.m_axis_chdr_tvalid (ep1_to_xb_tvalid),
|
|
.m_axis_chdr_tready (ep1_to_xb_tready),
|
|
.s_axis_data_tdata ({s_ep1_in0_tdata}),
|
|
.s_axis_data_tlast ({s_ep1_in0_tlast}),
|
|
.s_axis_data_tvalid ({s_ep1_in0_tvalid}),
|
|
.s_axis_data_tready ({s_ep1_in0_tready}),
|
|
.m_axis_data_tdata ({m_ep1_out0_tdata}),
|
|
.m_axis_data_tlast ({m_ep1_out0_tlast}),
|
|
.m_axis_data_tvalid ({m_ep1_out0_tvalid}),
|
|
.m_axis_data_tready ({m_ep1_out0_tready}),
|
|
.s_axis_ctrl_tdata (s_ep1_ctrl_tdata),
|
|
.s_axis_ctrl_tlast (s_ep1_ctrl_tlast),
|
|
.s_axis_ctrl_tvalid (s_ep1_ctrl_tvalid),
|
|
.s_axis_ctrl_tready (s_ep1_ctrl_tready),
|
|
.m_axis_ctrl_tdata (m_ep1_ctrl_tdata),
|
|
.m_axis_ctrl_tlast (m_ep1_ctrl_tlast),
|
|
.m_axis_ctrl_tvalid (m_ep1_ctrl_tvalid),
|
|
.m_axis_ctrl_tready (m_ep1_ctrl_tready),
|
|
.strm_seq_err_stb (),
|
|
.strm_data_err_stb (),
|
|
.strm_route_err_stb (),
|
|
.signal_data_err (1'b0)
|
|
);
|
|
|
|
// If requested buffer size is 0, use the minimum SRL-based FIFO size.
|
|
// Otherwise, make sure it's at least two MTU-sized packets.
|
|
localparam REQ_BUFF_SIZE_EP2 = 4096;
|
|
localparam INGRESS_BUFF_SIZE_EP2 =
|
|
REQ_BUFF_SIZE_EP2 == 0 ? 5 :
|
|
REQ_BUFF_SIZE_EP2 < 2*(2**EP2_MTU) ? EP2_MTU+1 :
|
|
$clog2(REQ_BUFF_SIZE_EP2);
|
|
|
|
wire [BLOCK_CHDR_W-1:0] m_ep2_out0_tdata;
|
|
wire m_ep2_out0_tlast;
|
|
wire m_ep2_out0_tvalid;
|
|
wire m_ep2_out0_tready;
|
|
wire [BLOCK_CHDR_W-1:0] s_ep2_in0_tdata;
|
|
wire s_ep2_in0_tlast;
|
|
wire s_ep2_in0_tvalid;
|
|
wire s_ep2_in0_tready;
|
|
wire [ 31:0] m_ep2_ctrl_tdata, s_ep2_ctrl_tdata;
|
|
wire m_ep2_ctrl_tlast, s_ep2_ctrl_tlast;
|
|
wire m_ep2_ctrl_tvalid, s_ep2_ctrl_tvalid;
|
|
wire m_ep2_ctrl_tready, s_ep2_ctrl_tready;
|
|
|
|
chdr_stream_endpoint #(
|
|
.DEVICE_FAMILY ("7SERIES"),
|
|
.PROTOVER (PROTOVER),
|
|
.CHDR_W (EP2_W),
|
|
.BLOCK_CHDR_W (BLOCK_CHDR_W),
|
|
.AXIS_CTRL_EN (0),
|
|
.AXIS_DATA_EN (1),
|
|
.NUM_DATA_I (1),
|
|
.NUM_DATA_O (1),
|
|
.INST_NUM (2),
|
|
.CTRL_XBAR_PORT (3),
|
|
.INGRESS_BUFF_SIZE (INGRESS_BUFF_SIZE_EP2),
|
|
.MTU (EP2_MTU),
|
|
.REPORT_STRM_ERRS (1)
|
|
) ep2_i (
|
|
.rfnoc_chdr_clk (rfnoc_chdr_clk),
|
|
.rfnoc_chdr_rst (rfnoc_chdr_rst),
|
|
.rfnoc_ctrl_clk (rfnoc_ctrl_clk),
|
|
.rfnoc_ctrl_rst (rfnoc_ctrl_rst),
|
|
.device_id (device_id),
|
|
.s_axis_chdr_tdata (xb_to_ep2_tdata),
|
|
.s_axis_chdr_tlast (xb_to_ep2_tlast),
|
|
.s_axis_chdr_tvalid (xb_to_ep2_tvalid),
|
|
.s_axis_chdr_tready (xb_to_ep2_tready),
|
|
.m_axis_chdr_tdata (ep2_to_xb_tdata),
|
|
.m_axis_chdr_tlast (ep2_to_xb_tlast),
|
|
.m_axis_chdr_tvalid (ep2_to_xb_tvalid),
|
|
.m_axis_chdr_tready (ep2_to_xb_tready),
|
|
.s_axis_data_tdata ({s_ep2_in0_tdata}),
|
|
.s_axis_data_tlast ({s_ep2_in0_tlast}),
|
|
.s_axis_data_tvalid ({s_ep2_in0_tvalid}),
|
|
.s_axis_data_tready ({s_ep2_in0_tready}),
|
|
.m_axis_data_tdata ({m_ep2_out0_tdata}),
|
|
.m_axis_data_tlast ({m_ep2_out0_tlast}),
|
|
.m_axis_data_tvalid ({m_ep2_out0_tvalid}),
|
|
.m_axis_data_tready ({m_ep2_out0_tready}),
|
|
.s_axis_ctrl_tdata (s_ep2_ctrl_tdata),
|
|
.s_axis_ctrl_tlast (s_ep2_ctrl_tlast),
|
|
.s_axis_ctrl_tvalid (s_ep2_ctrl_tvalid),
|
|
.s_axis_ctrl_tready (s_ep2_ctrl_tready),
|
|
.m_axis_ctrl_tdata (m_ep2_ctrl_tdata),
|
|
.m_axis_ctrl_tlast (m_ep2_ctrl_tlast),
|
|
.m_axis_ctrl_tvalid (m_ep2_ctrl_tvalid),
|
|
.m_axis_ctrl_tready (m_ep2_ctrl_tready),
|
|
.strm_seq_err_stb (),
|
|
.strm_data_err_stb (),
|
|
.strm_route_err_stb (),
|
|
.signal_data_err (1'b0)
|
|
);
|
|
|
|
// If requested buffer size is 0, use the minimum SRL-based FIFO size.
|
|
// Otherwise, make sure it's at least two MTU-sized packets.
|
|
localparam REQ_BUFF_SIZE_EP3 = 4096;
|
|
localparam INGRESS_BUFF_SIZE_EP3 =
|
|
REQ_BUFF_SIZE_EP3 == 0 ? 5 :
|
|
REQ_BUFF_SIZE_EP3 < 2*(2**EP3_MTU) ? EP3_MTU+1 :
|
|
$clog2(REQ_BUFF_SIZE_EP3);
|
|
|
|
wire [BLOCK_CHDR_W-1:0] m_ep3_out0_tdata;
|
|
wire m_ep3_out0_tlast;
|
|
wire m_ep3_out0_tvalid;
|
|
wire m_ep3_out0_tready;
|
|
wire [BLOCK_CHDR_W-1:0] s_ep3_in0_tdata;
|
|
wire s_ep3_in0_tlast;
|
|
wire s_ep3_in0_tvalid;
|
|
wire s_ep3_in0_tready;
|
|
wire [ 31:0] m_ep3_ctrl_tdata, s_ep3_ctrl_tdata;
|
|
wire m_ep3_ctrl_tlast, s_ep3_ctrl_tlast;
|
|
wire m_ep3_ctrl_tvalid, s_ep3_ctrl_tvalid;
|
|
wire m_ep3_ctrl_tready, s_ep3_ctrl_tready;
|
|
|
|
chdr_stream_endpoint #(
|
|
.DEVICE_FAMILY ("7SERIES"),
|
|
.PROTOVER (PROTOVER),
|
|
.CHDR_W (EP3_W),
|
|
.BLOCK_CHDR_W (BLOCK_CHDR_W),
|
|
.AXIS_CTRL_EN (0),
|
|
.AXIS_DATA_EN (1),
|
|
.NUM_DATA_I (1),
|
|
.NUM_DATA_O (1),
|
|
.INST_NUM (3),
|
|
.CTRL_XBAR_PORT (4),
|
|
.INGRESS_BUFF_SIZE (INGRESS_BUFF_SIZE_EP3),
|
|
.MTU (EP3_MTU),
|
|
.REPORT_STRM_ERRS (1)
|
|
) ep3_i (
|
|
.rfnoc_chdr_clk (rfnoc_chdr_clk),
|
|
.rfnoc_chdr_rst (rfnoc_chdr_rst),
|
|
.rfnoc_ctrl_clk (rfnoc_ctrl_clk),
|
|
.rfnoc_ctrl_rst (rfnoc_ctrl_rst),
|
|
.device_id (device_id),
|
|
.s_axis_chdr_tdata (xb_to_ep3_tdata),
|
|
.s_axis_chdr_tlast (xb_to_ep3_tlast),
|
|
.s_axis_chdr_tvalid (xb_to_ep3_tvalid),
|
|
.s_axis_chdr_tready (xb_to_ep3_tready),
|
|
.m_axis_chdr_tdata (ep3_to_xb_tdata),
|
|
.m_axis_chdr_tlast (ep3_to_xb_tlast),
|
|
.m_axis_chdr_tvalid (ep3_to_xb_tvalid),
|
|
.m_axis_chdr_tready (ep3_to_xb_tready),
|
|
.s_axis_data_tdata ({s_ep3_in0_tdata}),
|
|
.s_axis_data_tlast ({s_ep3_in0_tlast}),
|
|
.s_axis_data_tvalid ({s_ep3_in0_tvalid}),
|
|
.s_axis_data_tready ({s_ep3_in0_tready}),
|
|
.m_axis_data_tdata ({m_ep3_out0_tdata}),
|
|
.m_axis_data_tlast ({m_ep3_out0_tlast}),
|
|
.m_axis_data_tvalid ({m_ep3_out0_tvalid}),
|
|
.m_axis_data_tready ({m_ep3_out0_tready}),
|
|
.s_axis_ctrl_tdata (s_ep3_ctrl_tdata),
|
|
.s_axis_ctrl_tlast (s_ep3_ctrl_tlast),
|
|
.s_axis_ctrl_tvalid (s_ep3_ctrl_tvalid),
|
|
.s_axis_ctrl_tready (s_ep3_ctrl_tready),
|
|
.m_axis_ctrl_tdata (m_ep3_ctrl_tdata),
|
|
.m_axis_ctrl_tlast (m_ep3_ctrl_tlast),
|
|
.m_axis_ctrl_tvalid (m_ep3_ctrl_tvalid),
|
|
.m_axis_ctrl_tready (m_ep3_ctrl_tready),
|
|
.strm_seq_err_stb (),
|
|
.strm_data_err_stb (),
|
|
.strm_route_err_stb (),
|
|
.signal_data_err (1'b0)
|
|
);
|
|
|
|
|
|
//---------------------------------------------------------------------------
|
|
// Control Crossbar
|
|
//---------------------------------------------------------------------------
|
|
|
|
wire [31:0] m_core_ctrl_tdata, s_core_ctrl_tdata;
|
|
wire m_core_ctrl_tlast, s_core_ctrl_tlast;
|
|
wire m_core_ctrl_tvalid, s_core_ctrl_tvalid;
|
|
wire m_core_ctrl_tready, s_core_ctrl_tready;
|
|
wire [31:0] m_duc0_ctrl_tdata, s_duc0_ctrl_tdata;
|
|
wire m_duc0_ctrl_tlast, s_duc0_ctrl_tlast;
|
|
wire m_duc0_ctrl_tvalid, s_duc0_ctrl_tvalid;
|
|
wire m_duc0_ctrl_tready, s_duc0_ctrl_tready;
|
|
wire [31:0] m_ddc0_ctrl_tdata, s_ddc0_ctrl_tdata;
|
|
wire m_ddc0_ctrl_tlast, s_ddc0_ctrl_tlast;
|
|
wire m_ddc0_ctrl_tvalid, s_ddc0_ctrl_tvalid;
|
|
wire m_ddc0_ctrl_tready, s_ddc0_ctrl_tready;
|
|
wire [31:0] m_radio0_ctrl_tdata, s_radio0_ctrl_tdata;
|
|
wire m_radio0_ctrl_tlast, s_radio0_ctrl_tlast;
|
|
wire m_radio0_ctrl_tvalid, s_radio0_ctrl_tvalid;
|
|
wire m_radio0_ctrl_tready, s_radio0_ctrl_tready;
|
|
wire [31:0] m_replay0_ctrl_tdata, s_replay0_ctrl_tdata;
|
|
wire m_replay0_ctrl_tlast, s_replay0_ctrl_tlast;
|
|
wire m_replay0_ctrl_tvalid, s_replay0_ctrl_tvalid;
|
|
wire m_replay0_ctrl_tready, s_replay0_ctrl_tready;
|
|
|
|
axis_ctrl_crossbar_nxn #(
|
|
.WIDTH (32),
|
|
.NPORTS (6),
|
|
.TOPOLOGY ("TORUS"),
|
|
.INGRESS_BUFF_SIZE(5),
|
|
.ROUTER_BUFF_SIZE (5),
|
|
.ROUTING_ALLOC ("WORMHOLE"),
|
|
.SWITCH_ALLOC ("PRIO")
|
|
) ctrl_xb_i (
|
|
.clk (rfnoc_ctrl_clk),
|
|
.reset (rfnoc_ctrl_rst),
|
|
.s_axis_tdata ({m_replay0_ctrl_tdata , m_radio0_ctrl_tdata , m_ddc0_ctrl_tdata , m_duc0_ctrl_tdata , m_ep0_ctrl_tdata , m_core_ctrl_tdata }),
|
|
.s_axis_tvalid ({m_replay0_ctrl_tvalid, m_radio0_ctrl_tvalid, m_ddc0_ctrl_tvalid, m_duc0_ctrl_tvalid, m_ep0_ctrl_tvalid, m_core_ctrl_tvalid}),
|
|
.s_axis_tlast ({m_replay0_ctrl_tlast , m_radio0_ctrl_tlast , m_ddc0_ctrl_tlast , m_duc0_ctrl_tlast , m_ep0_ctrl_tlast , m_core_ctrl_tlast }),
|
|
.s_axis_tready ({m_replay0_ctrl_tready, m_radio0_ctrl_tready, m_ddc0_ctrl_tready, m_duc0_ctrl_tready, m_ep0_ctrl_tready, m_core_ctrl_tready}),
|
|
.m_axis_tdata ({s_replay0_ctrl_tdata , s_radio0_ctrl_tdata , s_ddc0_ctrl_tdata , s_duc0_ctrl_tdata , s_ep0_ctrl_tdata , s_core_ctrl_tdata }),
|
|
.m_axis_tvalid ({s_replay0_ctrl_tvalid, s_radio0_ctrl_tvalid, s_ddc0_ctrl_tvalid, s_duc0_ctrl_tvalid, s_ep0_ctrl_tvalid, s_core_ctrl_tvalid}),
|
|
.m_axis_tlast ({s_replay0_ctrl_tlast , s_radio0_ctrl_tlast , s_ddc0_ctrl_tlast , s_duc0_ctrl_tlast , s_ep0_ctrl_tlast , s_core_ctrl_tlast }),
|
|
.m_axis_tready ({s_replay0_ctrl_tready, s_radio0_ctrl_tready, s_ddc0_ctrl_tready, s_duc0_ctrl_tready, s_ep0_ctrl_tready, s_core_ctrl_tready}),
|
|
.deadlock_detected()
|
|
);
|
|
|
|
|
|
//---------------------------------------------------------------------------
|
|
// RFNoC Core Kernel
|
|
//---------------------------------------------------------------------------
|
|
|
|
wire [(512*4)-1:0] rfnoc_core_config, rfnoc_core_status;
|
|
|
|
rfnoc_core_kernel #(
|
|
.PROTOVER (PROTOVER),
|
|
.DEVICE_TYPE (16'h1300),
|
|
.DEVICE_FAMILY ("7SERIES"),
|
|
.SAFE_START_CLKS (0),
|
|
.NUM_BLOCKS (4),
|
|
.NUM_STREAM_ENDPOINTS(4),
|
|
.NUM_ENDPOINTS_CTRL (1),
|
|
.NUM_TRANSPORTS (3),
|
|
.NUM_EDGES (12),
|
|
.CHDR_XBAR_PRESENT (1),
|
|
.EDGE_TBL ({
|
|
{10'd08, 6'd01, 10'd04, 6'd00},
|
|
{10'd04, 6'd00, 10'd08, 6'd01},
|
|
{10'd08, 6'd00, 10'd03, 6'd00},
|
|
{10'd03, 6'd00, 10'd08, 6'd00},
|
|
{10'd06, 6'd01, 10'd02, 6'd00},
|
|
{10'd07, 6'd01, 10'd06, 6'd01},
|
|
{10'd05, 6'd01, 10'd07, 6'd01},
|
|
{10'd02, 6'd00, 10'd05, 6'd01},
|
|
{10'd06, 6'd00, 10'd01, 6'd00},
|
|
{10'd07, 6'd00, 10'd06, 6'd00},
|
|
{10'd05, 6'd00, 10'd07, 6'd00},
|
|
{10'd01, 6'd00, 10'd05, 6'd00}
|
|
})
|
|
) core_kernel_i (
|
|
.chdr_aclk (chdr_aclk),
|
|
.chdr_aclk_locked (1'b1),
|
|
.ctrl_aclk (ctrl_aclk),
|
|
.ctrl_aclk_locked (1'b1),
|
|
.core_arst (core_arst),
|
|
.core_chdr_clk (rfnoc_chdr_clk),
|
|
.core_chdr_rst (rfnoc_chdr_rst),
|
|
.core_ctrl_clk (rfnoc_ctrl_clk),
|
|
.core_ctrl_rst (rfnoc_ctrl_rst),
|
|
.s_axis_ctrl_tdata (s_core_ctrl_tdata),
|
|
.s_axis_ctrl_tlast (s_core_ctrl_tlast),
|
|
.s_axis_ctrl_tvalid (s_core_ctrl_tvalid),
|
|
.s_axis_ctrl_tready (s_core_ctrl_tready),
|
|
.m_axis_ctrl_tdata (m_core_ctrl_tdata),
|
|
.m_axis_ctrl_tlast (m_core_ctrl_tlast),
|
|
.m_axis_ctrl_tvalid (m_core_ctrl_tvalid),
|
|
.m_axis_ctrl_tready (m_core_ctrl_tready),
|
|
.device_id (device_id),
|
|
.rfnoc_core_config (rfnoc_core_config),
|
|
.rfnoc_core_status (rfnoc_core_status)
|
|
);
|
|
|
|
|
|
//---------------------------------------------------------------------------
|
|
// Blocks
|
|
//---------------------------------------------------------------------------
|
|
|
|
//-----------------------------------
|
|
// duc0
|
|
//-----------------------------------
|
|
|
|
wire duc0_ce_clk;
|
|
wire [BLOCK_CHDR_W-1:0] s_duc0_in_1_tdata , s_duc0_in_0_tdata ;
|
|
wire s_duc0_in_1_tlast , s_duc0_in_0_tlast ;
|
|
wire s_duc0_in_1_tvalid, s_duc0_in_0_tvalid;
|
|
wire s_duc0_in_1_tready, s_duc0_in_0_tready;
|
|
wire [BLOCK_CHDR_W-1:0] m_duc0_out_1_tdata , m_duc0_out_0_tdata ;
|
|
wire m_duc0_out_1_tlast , m_duc0_out_0_tlast ;
|
|
wire m_duc0_out_1_tvalid, m_duc0_out_0_tvalid;
|
|
wire m_duc0_out_1_tready, m_duc0_out_0_tready;
|
|
|
|
|
|
rfnoc_block_duc #(
|
|
.THIS_PORTID (2),
|
|
.CHDR_W (BLOCK_CHDR_W),
|
|
.NUM_PORTS (2),
|
|
.NUM_HB (3),
|
|
.CIC_MAX_INTERP (255),
|
|
.MTU (BLOCK_MTU)
|
|
) b_duc0_0 (
|
|
.rfnoc_chdr_clk (rfnoc_chdr_clk),
|
|
.rfnoc_ctrl_clk (rfnoc_ctrl_clk),
|
|
.ce_clk (duc0_ce_clk),
|
|
.rfnoc_core_config (rfnoc_core_config[512*1-1:512*0]),
|
|
.rfnoc_core_status (rfnoc_core_status[512*1-1:512*0]),
|
|
.s_rfnoc_chdr_tdata ({s_duc0_in_1_tdata , s_duc0_in_0_tdata }),
|
|
.s_rfnoc_chdr_tlast ({s_duc0_in_1_tlast , s_duc0_in_0_tlast }),
|
|
.s_rfnoc_chdr_tvalid ({s_duc0_in_1_tvalid, s_duc0_in_0_tvalid}),
|
|
.s_rfnoc_chdr_tready ({s_duc0_in_1_tready, s_duc0_in_0_tready}),
|
|
.m_rfnoc_chdr_tdata ({m_duc0_out_1_tdata , m_duc0_out_0_tdata }),
|
|
.m_rfnoc_chdr_tlast ({m_duc0_out_1_tlast , m_duc0_out_0_tlast }),
|
|
.m_rfnoc_chdr_tvalid ({m_duc0_out_1_tvalid, m_duc0_out_0_tvalid}),
|
|
.m_rfnoc_chdr_tready ({m_duc0_out_1_tready, m_duc0_out_0_tready}),
|
|
.s_rfnoc_ctrl_tdata (s_duc0_ctrl_tdata ),
|
|
.s_rfnoc_ctrl_tlast (s_duc0_ctrl_tlast ),
|
|
.s_rfnoc_ctrl_tvalid (s_duc0_ctrl_tvalid),
|
|
.s_rfnoc_ctrl_tready (s_duc0_ctrl_tready),
|
|
.m_rfnoc_ctrl_tdata (m_duc0_ctrl_tdata ),
|
|
.m_rfnoc_ctrl_tlast (m_duc0_ctrl_tlast ),
|
|
.m_rfnoc_ctrl_tvalid (m_duc0_ctrl_tvalid),
|
|
.m_rfnoc_ctrl_tready (m_duc0_ctrl_tready)
|
|
);
|
|
|
|
//-----------------------------------
|
|
// ddc0
|
|
//-----------------------------------
|
|
|
|
wire ddc0_ce_clk;
|
|
wire [BLOCK_CHDR_W-1:0] s_ddc0_in_1_tdata , s_ddc0_in_0_tdata ;
|
|
wire s_ddc0_in_1_tlast , s_ddc0_in_0_tlast ;
|
|
wire s_ddc0_in_1_tvalid, s_ddc0_in_0_tvalid;
|
|
wire s_ddc0_in_1_tready, s_ddc0_in_0_tready;
|
|
wire [BLOCK_CHDR_W-1:0] m_ddc0_out_1_tdata , m_ddc0_out_0_tdata ;
|
|
wire m_ddc0_out_1_tlast , m_ddc0_out_0_tlast ;
|
|
wire m_ddc0_out_1_tvalid, m_ddc0_out_0_tvalid;
|
|
wire m_ddc0_out_1_tready, m_ddc0_out_0_tready;
|
|
|
|
|
|
rfnoc_block_ddc #(
|
|
.THIS_PORTID (3),
|
|
.CHDR_W (BLOCK_CHDR_W),
|
|
.NUM_PORTS (2),
|
|
.NUM_HB (3),
|
|
.CIC_MAX_DECIM (255),
|
|
.MTU (BLOCK_MTU)
|
|
) b_ddc0_1 (
|
|
.rfnoc_chdr_clk (rfnoc_chdr_clk),
|
|
.rfnoc_ctrl_clk (rfnoc_ctrl_clk),
|
|
.ce_clk (ddc0_ce_clk),
|
|
.rfnoc_core_config (rfnoc_core_config[512*2-1:512*1]),
|
|
.rfnoc_core_status (rfnoc_core_status[512*2-1:512*1]),
|
|
.s_rfnoc_chdr_tdata ({s_ddc0_in_1_tdata , s_ddc0_in_0_tdata }),
|
|
.s_rfnoc_chdr_tlast ({s_ddc0_in_1_tlast , s_ddc0_in_0_tlast }),
|
|
.s_rfnoc_chdr_tvalid ({s_ddc0_in_1_tvalid, s_ddc0_in_0_tvalid}),
|
|
.s_rfnoc_chdr_tready ({s_ddc0_in_1_tready, s_ddc0_in_0_tready}),
|
|
.m_rfnoc_chdr_tdata ({m_ddc0_out_1_tdata , m_ddc0_out_0_tdata }),
|
|
.m_rfnoc_chdr_tlast ({m_ddc0_out_1_tlast , m_ddc0_out_0_tlast }),
|
|
.m_rfnoc_chdr_tvalid ({m_ddc0_out_1_tvalid, m_ddc0_out_0_tvalid}),
|
|
.m_rfnoc_chdr_tready ({m_ddc0_out_1_tready, m_ddc0_out_0_tready}),
|
|
.s_rfnoc_ctrl_tdata (s_ddc0_ctrl_tdata ),
|
|
.s_rfnoc_ctrl_tlast (s_ddc0_ctrl_tlast ),
|
|
.s_rfnoc_ctrl_tvalid (s_ddc0_ctrl_tvalid),
|
|
.s_rfnoc_ctrl_tready (s_ddc0_ctrl_tready),
|
|
.m_rfnoc_ctrl_tdata (m_ddc0_ctrl_tdata ),
|
|
.m_rfnoc_ctrl_tlast (m_ddc0_ctrl_tlast ),
|
|
.m_rfnoc_ctrl_tvalid (m_ddc0_ctrl_tvalid),
|
|
.m_rfnoc_ctrl_tready (m_ddc0_ctrl_tready)
|
|
);
|
|
|
|
//-----------------------------------
|
|
// radio0
|
|
//-----------------------------------
|
|
|
|
wire radio0_radio_clk;
|
|
wire [BLOCK_CHDR_W-1:0] s_radio0_in_1_tdata , s_radio0_in_0_tdata ;
|
|
wire s_radio0_in_1_tlast , s_radio0_in_0_tlast ;
|
|
wire s_radio0_in_1_tvalid, s_radio0_in_0_tvalid;
|
|
wire s_radio0_in_1_tready, s_radio0_in_0_tready;
|
|
wire [BLOCK_CHDR_W-1:0] m_radio0_out_1_tdata , m_radio0_out_0_tdata ;
|
|
wire m_radio0_out_1_tlast , m_radio0_out_0_tlast ;
|
|
wire m_radio0_out_1_tvalid, m_radio0_out_0_tvalid;
|
|
wire m_radio0_out_1_tready, m_radio0_out_0_tready;
|
|
|
|
// ctrlport
|
|
wire radio0_m_ctrlport_req_wr;
|
|
wire radio0_m_ctrlport_req_rd;
|
|
wire [ 19:0] radio0_m_ctrlport_req_addr;
|
|
wire [ 31:0] radio0_m_ctrlport_req_data;
|
|
wire [ 3:0] radio0_m_ctrlport_req_byte_en;
|
|
wire radio0_m_ctrlport_req_has_time;
|
|
wire [ 63:0] radio0_m_ctrlport_req_time;
|
|
wire radio0_m_ctrlport_resp_ack;
|
|
wire [ 1:0] radio0_m_ctrlport_resp_status;
|
|
wire [ 31:0] radio0_m_ctrlport_resp_data;
|
|
// time
|
|
wire [ 63:0] radio0_radio_time;
|
|
// radio
|
|
wire [32*1*2-1:0] radio0_radio_rx_data;
|
|
wire [ 1:0] radio0_radio_rx_stb;
|
|
wire [ 1:0] radio0_radio_rx_running;
|
|
wire [32*1*2-1:0] radio0_radio_tx_data;
|
|
wire [ 1:0] radio0_radio_tx_stb;
|
|
wire [ 1:0] radio0_radio_tx_running;
|
|
|
|
rfnoc_block_radio #(
|
|
.THIS_PORTID (4),
|
|
.CHDR_W (BLOCK_CHDR_W),
|
|
.NUM_PORTS (2),
|
|
.NIPC (1),
|
|
.ITEM_W (32),
|
|
.MTU (BLOCK_MTU)
|
|
) b_radio0_2 (
|
|
.rfnoc_chdr_clk (rfnoc_chdr_clk),
|
|
.rfnoc_ctrl_clk (rfnoc_ctrl_clk),
|
|
.radio_clk (radio0_radio_clk),
|
|
.rfnoc_core_config (rfnoc_core_config[512*3-1:512*2]),
|
|
.rfnoc_core_status (rfnoc_core_status[512*3-1:512*2]),
|
|
.m_ctrlport_req_wr (radio0_m_ctrlport_req_wr),
|
|
.m_ctrlport_req_rd (radio0_m_ctrlport_req_rd),
|
|
.m_ctrlport_req_addr (radio0_m_ctrlport_req_addr),
|
|
.m_ctrlport_req_data (radio0_m_ctrlport_req_data),
|
|
.m_ctrlport_req_byte_en(radio0_m_ctrlport_req_byte_en),
|
|
.m_ctrlport_req_has_time(radio0_m_ctrlport_req_has_time),
|
|
.m_ctrlport_req_time (radio0_m_ctrlport_req_time),
|
|
.m_ctrlport_resp_ack (radio0_m_ctrlport_resp_ack),
|
|
.m_ctrlport_resp_status(radio0_m_ctrlport_resp_status),
|
|
.m_ctrlport_resp_data(radio0_m_ctrlport_resp_data),
|
|
.radio_time (radio0_radio_time),
|
|
.radio_rx_data (radio0_radio_rx_data),
|
|
.radio_rx_stb (radio0_radio_rx_stb),
|
|
.radio_rx_running (radio0_radio_rx_running),
|
|
.radio_tx_data (radio0_radio_tx_data),
|
|
.radio_tx_stb (radio0_radio_tx_stb),
|
|
.radio_tx_running (radio0_radio_tx_running),
|
|
.s_rfnoc_chdr_tdata ({s_radio0_in_1_tdata , s_radio0_in_0_tdata }),
|
|
.s_rfnoc_chdr_tlast ({s_radio0_in_1_tlast , s_radio0_in_0_tlast }),
|
|
.s_rfnoc_chdr_tvalid ({s_radio0_in_1_tvalid, s_radio0_in_0_tvalid}),
|
|
.s_rfnoc_chdr_tready ({s_radio0_in_1_tready, s_radio0_in_0_tready}),
|
|
.m_rfnoc_chdr_tdata ({m_radio0_out_1_tdata , m_radio0_out_0_tdata }),
|
|
.m_rfnoc_chdr_tlast ({m_radio0_out_1_tlast , m_radio0_out_0_tlast }),
|
|
.m_rfnoc_chdr_tvalid ({m_radio0_out_1_tvalid, m_radio0_out_0_tvalid}),
|
|
.m_rfnoc_chdr_tready ({m_radio0_out_1_tready, m_radio0_out_0_tready}),
|
|
.s_rfnoc_ctrl_tdata (s_radio0_ctrl_tdata ),
|
|
.s_rfnoc_ctrl_tlast (s_radio0_ctrl_tlast ),
|
|
.s_rfnoc_ctrl_tvalid (s_radio0_ctrl_tvalid),
|
|
.s_rfnoc_ctrl_tready (s_radio0_ctrl_tready),
|
|
.m_rfnoc_ctrl_tdata (m_radio0_ctrl_tdata ),
|
|
.m_rfnoc_ctrl_tlast (m_radio0_ctrl_tlast ),
|
|
.m_rfnoc_ctrl_tvalid (m_radio0_ctrl_tvalid),
|
|
.m_rfnoc_ctrl_tready (m_radio0_ctrl_tready)
|
|
);
|
|
|
|
//-----------------------------------
|
|
// replay0
|
|
//-----------------------------------
|
|
|
|
wire replay0_mem_clk;
|
|
wire [BLOCK_CHDR_W-1:0] s_replay0_in_1_tdata , s_replay0_in_0_tdata ;
|
|
wire s_replay0_in_1_tlast , s_replay0_in_0_tlast ;
|
|
wire s_replay0_in_1_tvalid, s_replay0_in_0_tvalid;
|
|
wire s_replay0_in_1_tready, s_replay0_in_0_tready;
|
|
wire [BLOCK_CHDR_W-1:0] m_replay0_out_1_tdata , m_replay0_out_0_tdata ;
|
|
wire m_replay0_out_1_tlast , m_replay0_out_0_tlast ;
|
|
wire m_replay0_out_1_tvalid, m_replay0_out_0_tvalid;
|
|
wire m_replay0_out_1_tready, m_replay0_out_0_tready;
|
|
|
|
// axi_ram
|
|
wire replay0_axi_rst;
|
|
wire [ 7:0] replay0_m_axi_awid;
|
|
wire [ 383:0] replay0_m_axi_awaddr;
|
|
wire [ 63:0] replay0_m_axi_awlen;
|
|
wire [ 23:0] replay0_m_axi_awsize;
|
|
wire [ 15:0] replay0_m_axi_awburst;
|
|
wire [ 7:0] replay0_m_axi_awlock;
|
|
wire [ 31:0] replay0_m_axi_awcache;
|
|
wire [ 23:0] replay0_m_axi_awprot;
|
|
wire [ 31:0] replay0_m_axi_awqos;
|
|
wire [ 31:0] replay0_m_axi_awregion;
|
|
wire [ 7:0] replay0_m_axi_awuser;
|
|
wire [ 7:0] replay0_m_axi_awvalid;
|
|
wire [ 7:0] replay0_m_axi_awready;
|
|
wire [4191:0] replay0_m_axi_wdata;
|
|
wire [ 511:0] replay0_m_axi_wstrb;
|
|
wire [ 7:0] replay0_m_axi_wlast;
|
|
wire [ 7:0] replay0_m_axi_wuser;
|
|
wire [ 7:0] replay0_m_axi_wvalid;
|
|
wire [ 7:0] replay0_m_axi_wready;
|
|
wire [ 7:0] replay0_m_axi_bid;
|
|
wire [ 15:0] replay0_m_axi_bresp;
|
|
wire [ 7:0] replay0_m_axi_buser;
|
|
wire [ 7:0] replay0_m_axi_bvalid;
|
|
wire [ 7:0] replay0_m_axi_bready;
|
|
wire [ 7:0] replay0_m_axi_arid;
|
|
wire [ 383:0] replay0_m_axi_araddr;
|
|
wire [ 63:0] replay0_m_axi_arlen;
|
|
wire [ 23:0] replay0_m_axi_arsize;
|
|
wire [ 15:0] replay0_m_axi_arburst;
|
|
wire [ 7:0] replay0_m_axi_arlock;
|
|
wire [ 31:0] replay0_m_axi_arcache;
|
|
wire [ 31:0] replay0_m_axi_arprot;
|
|
wire [ 31:0] replay0_m_axi_arqos;
|
|
wire [ 31:0] replay0_m_axi_arregion;
|
|
wire [ 7:0] replay0_m_axi_aruser;
|
|
wire [ 7:0] replay0_m_axi_arvalid;
|
|
wire [ 7:0] replay0_m_axi_arready;
|
|
wire [ 7:0] replay0_m_axi_rid;
|
|
wire [4191:0] replay0_m_axi_rdata;
|
|
wire [ 15:0] replay0_m_axi_rresp;
|
|
wire [ 7:0] replay0_m_axi_rlast;
|
|
wire [ 7:0] replay0_m_axi_ruser;
|
|
wire [ 7:0] replay0_m_axi_rvalid;
|
|
wire [ 7:0] replay0_m_axi_rready;
|
|
|
|
rfnoc_block_replay #(
|
|
.THIS_PORTID (5),
|
|
.CHDR_W (BLOCK_CHDR_W),
|
|
.NUM_PORTS (2),
|
|
.MEM_ADDR_W (31),
|
|
.MEM_DATA_W (64),
|
|
.MTU (BLOCK_MTU)
|
|
) b_replay0_3 (
|
|
.rfnoc_chdr_clk (rfnoc_chdr_clk),
|
|
.rfnoc_ctrl_clk (rfnoc_ctrl_clk),
|
|
.mem_clk (replay0_mem_clk),
|
|
.rfnoc_core_config (rfnoc_core_config[512*4-1:512*3]),
|
|
.rfnoc_core_status (rfnoc_core_status[512*4-1:512*3]),
|
|
.axi_rst (replay0_axi_rst),
|
|
.m_axi_awid (replay0_m_axi_awid),
|
|
.m_axi_awaddr (replay0_m_axi_awaddr),
|
|
.m_axi_awlen (replay0_m_axi_awlen),
|
|
.m_axi_awsize (replay0_m_axi_awsize),
|
|
.m_axi_awburst (replay0_m_axi_awburst),
|
|
.m_axi_awlock (replay0_m_axi_awlock),
|
|
.m_axi_awcache (replay0_m_axi_awcache),
|
|
.m_axi_awprot (replay0_m_axi_awprot),
|
|
.m_axi_awqos (replay0_m_axi_awqos),
|
|
.m_axi_awregion (replay0_m_axi_awregion),
|
|
.m_axi_awuser (replay0_m_axi_awuser),
|
|
.m_axi_awvalid (replay0_m_axi_awvalid),
|
|
.m_axi_awready (replay0_m_axi_awready),
|
|
.m_axi_wdata (replay0_m_axi_wdata),
|
|
.m_axi_wstrb (replay0_m_axi_wstrb),
|
|
.m_axi_wlast (replay0_m_axi_wlast),
|
|
.m_axi_wuser (replay0_m_axi_wuser),
|
|
.m_axi_wvalid (replay0_m_axi_wvalid),
|
|
.m_axi_wready (replay0_m_axi_wready),
|
|
.m_axi_bid (replay0_m_axi_bid),
|
|
.m_axi_bresp (replay0_m_axi_bresp),
|
|
.m_axi_buser (replay0_m_axi_buser),
|
|
.m_axi_bvalid (replay0_m_axi_bvalid),
|
|
.m_axi_bready (replay0_m_axi_bready),
|
|
.m_axi_arid (replay0_m_axi_arid),
|
|
.m_axi_araddr (replay0_m_axi_araddr),
|
|
.m_axi_arlen (replay0_m_axi_arlen),
|
|
.m_axi_arsize (replay0_m_axi_arsize),
|
|
.m_axi_arburst (replay0_m_axi_arburst),
|
|
.m_axi_arlock (replay0_m_axi_arlock),
|
|
.m_axi_arcache (replay0_m_axi_arcache),
|
|
.m_axi_arprot (replay0_m_axi_arprot),
|
|
.m_axi_arqos (replay0_m_axi_arqos),
|
|
.m_axi_arregion (replay0_m_axi_arregion),
|
|
.m_axi_aruser (replay0_m_axi_aruser),
|
|
.m_axi_arvalid (replay0_m_axi_arvalid),
|
|
.m_axi_arready (replay0_m_axi_arready),
|
|
.m_axi_rid (replay0_m_axi_rid),
|
|
.m_axi_rdata (replay0_m_axi_rdata),
|
|
.m_axi_rresp (replay0_m_axi_rresp),
|
|
.m_axi_rlast (replay0_m_axi_rlast),
|
|
.m_axi_ruser (replay0_m_axi_ruser),
|
|
.m_axi_rvalid (replay0_m_axi_rvalid),
|
|
.m_axi_rready (replay0_m_axi_rready),
|
|
.s_rfnoc_chdr_tdata ({s_replay0_in_1_tdata , s_replay0_in_0_tdata }),
|
|
.s_rfnoc_chdr_tlast ({s_replay0_in_1_tlast , s_replay0_in_0_tlast }),
|
|
.s_rfnoc_chdr_tvalid ({s_replay0_in_1_tvalid, s_replay0_in_0_tvalid}),
|
|
.s_rfnoc_chdr_tready ({s_replay0_in_1_tready, s_replay0_in_0_tready}),
|
|
.m_rfnoc_chdr_tdata ({m_replay0_out_1_tdata , m_replay0_out_0_tdata }),
|
|
.m_rfnoc_chdr_tlast ({m_replay0_out_1_tlast , m_replay0_out_0_tlast }),
|
|
.m_rfnoc_chdr_tvalid ({m_replay0_out_1_tvalid, m_replay0_out_0_tvalid}),
|
|
.m_rfnoc_chdr_tready ({m_replay0_out_1_tready, m_replay0_out_0_tready}),
|
|
.s_rfnoc_ctrl_tdata (s_replay0_ctrl_tdata ),
|
|
.s_rfnoc_ctrl_tlast (s_replay0_ctrl_tlast ),
|
|
.s_rfnoc_ctrl_tvalid (s_replay0_ctrl_tvalid),
|
|
.s_rfnoc_ctrl_tready (s_replay0_ctrl_tready),
|
|
.m_rfnoc_ctrl_tdata (m_replay0_ctrl_tdata ),
|
|
.m_rfnoc_ctrl_tlast (m_replay0_ctrl_tlast ),
|
|
.m_rfnoc_ctrl_tvalid (m_replay0_ctrl_tvalid),
|
|
.m_rfnoc_ctrl_tready (m_replay0_ctrl_tready)
|
|
);
|
|
|
|
//---------------------------------------------------------------------------
|
|
// Static Router
|
|
//---------------------------------------------------------------------------
|
|
|
|
assign s_duc0_in_0_tdata = m_ep0_out0_tdata;
|
|
assign s_duc0_in_0_tlast = m_ep0_out0_tlast;
|
|
assign s_duc0_in_0_tvalid = m_ep0_out0_tvalid;
|
|
assign m_ep0_out0_tready = s_duc0_in_0_tready;
|
|
|
|
assign s_radio0_in_0_tdata = m_duc0_out_0_tdata;
|
|
assign s_radio0_in_0_tlast = m_duc0_out_0_tlast;
|
|
assign s_radio0_in_0_tvalid = m_duc0_out_0_tvalid;
|
|
assign m_duc0_out_0_tready = s_radio0_in_0_tready;
|
|
|
|
assign s_ddc0_in_0_tdata = m_radio0_out_0_tdata;
|
|
assign s_ddc0_in_0_tlast = m_radio0_out_0_tlast;
|
|
assign s_ddc0_in_0_tvalid = m_radio0_out_0_tvalid;
|
|
assign m_radio0_out_0_tready = s_ddc0_in_0_tready;
|
|
|
|
assign s_ep0_in0_tdata = m_ddc0_out_0_tdata;
|
|
assign s_ep0_in0_tlast = m_ddc0_out_0_tlast;
|
|
assign s_ep0_in0_tvalid = m_ddc0_out_0_tvalid;
|
|
assign m_ddc0_out_0_tready = s_ep0_in0_tready;
|
|
|
|
assign s_duc0_in_1_tdata = m_ep1_out0_tdata;
|
|
assign s_duc0_in_1_tlast = m_ep1_out0_tlast;
|
|
assign s_duc0_in_1_tvalid = m_ep1_out0_tvalid;
|
|
assign m_ep1_out0_tready = s_duc0_in_1_tready;
|
|
|
|
assign s_radio0_in_1_tdata = m_duc0_out_1_tdata;
|
|
assign s_radio0_in_1_tlast = m_duc0_out_1_tlast;
|
|
assign s_radio0_in_1_tvalid = m_duc0_out_1_tvalid;
|
|
assign m_duc0_out_1_tready = s_radio0_in_1_tready;
|
|
|
|
assign s_ddc0_in_1_tdata = m_radio0_out_1_tdata;
|
|
assign s_ddc0_in_1_tlast = m_radio0_out_1_tlast;
|
|
assign s_ddc0_in_1_tvalid = m_radio0_out_1_tvalid;
|
|
assign m_radio0_out_1_tready = s_ddc0_in_1_tready;
|
|
|
|
assign s_ep1_in0_tdata = m_ddc0_out_1_tdata;
|
|
assign s_ep1_in0_tlast = m_ddc0_out_1_tlast;
|
|
assign s_ep1_in0_tvalid = m_ddc0_out_1_tvalid;
|
|
assign m_ddc0_out_1_tready = s_ep1_in0_tready;
|
|
|
|
assign s_replay0_in_0_tdata = m_ep2_out0_tdata;
|
|
assign s_replay0_in_0_tlast = m_ep2_out0_tlast;
|
|
assign s_replay0_in_0_tvalid = m_ep2_out0_tvalid;
|
|
assign m_ep2_out0_tready = s_replay0_in_0_tready;
|
|
|
|
assign s_ep2_in0_tdata = m_replay0_out_0_tdata;
|
|
assign s_ep2_in0_tlast = m_replay0_out_0_tlast;
|
|
assign s_ep2_in0_tvalid = m_replay0_out_0_tvalid;
|
|
assign m_replay0_out_0_tready = s_ep2_in0_tready;
|
|
|
|
assign s_replay0_in_1_tdata = m_ep3_out0_tdata;
|
|
assign s_replay0_in_1_tlast = m_ep3_out0_tlast;
|
|
assign s_replay0_in_1_tvalid = m_ep3_out0_tvalid;
|
|
assign m_ep3_out0_tready = s_replay0_in_1_tready;
|
|
|
|
assign s_ep3_in0_tdata = m_replay0_out_1_tdata;
|
|
assign s_ep3_in0_tlast = m_replay0_out_1_tlast;
|
|
assign s_ep3_in0_tvalid = m_replay0_out_1_tvalid;
|
|
assign m_replay0_out_1_tready = s_ep3_in0_tready;
|
|
|
|
|
|
//---------------------------------------------------------------------------
|
|
// Unused Ports
|
|
//---------------------------------------------------------------------------
|
|
|
|
|
|
|
|
//---------------------------------------------------------------------------
|
|
// Clock Domains and Resets
|
|
//---------------------------------------------------------------------------
|
|
|
|
assign radio0_radio_clk = radio_clk;
|
|
assign ddc0_ce_clk = rfnoc_chdr_clk;
|
|
assign duc0_ce_clk = rfnoc_chdr_clk;
|
|
assign replay0_mem_clk = dram_clk;
|
|
|
|
|
|
//---------------------------------------------------------------------------
|
|
// IO Port Connection
|
|
//---------------------------------------------------------------------------
|
|
|
|
// Master/Slave Connections:
|
|
assign m_ctrlport_radio0_req_wr = radio0_m_ctrlport_req_wr;
|
|
assign m_ctrlport_radio0_req_rd = radio0_m_ctrlport_req_rd;
|
|
assign m_ctrlport_radio0_req_addr = radio0_m_ctrlport_req_addr;
|
|
assign m_ctrlport_radio0_req_data = radio0_m_ctrlport_req_data;
|
|
assign m_ctrlport_radio0_req_byte_en = radio0_m_ctrlport_req_byte_en;
|
|
assign m_ctrlport_radio0_req_has_time = radio0_m_ctrlport_req_has_time;
|
|
assign m_ctrlport_radio0_req_time = radio0_m_ctrlport_req_time;
|
|
assign radio0_m_ctrlport_resp_ack = m_ctrlport_radio0_resp_ack;
|
|
assign radio0_m_ctrlport_resp_status = m_ctrlport_radio0_resp_status;
|
|
assign radio0_m_ctrlport_resp_data = m_ctrlport_radio0_resp_data;
|
|
|
|
assign replay0_axi_rst = axi_rst;
|
|
assign m_axi_awid = replay0_m_axi_awid;
|
|
assign m_axi_awaddr = replay0_m_axi_awaddr;
|
|
assign m_axi_awlen = replay0_m_axi_awlen;
|
|
assign m_axi_awsize = replay0_m_axi_awsize;
|
|
assign m_axi_awburst = replay0_m_axi_awburst;
|
|
assign m_axi_awlock = replay0_m_axi_awlock;
|
|
assign m_axi_awcache = replay0_m_axi_awcache;
|
|
assign m_axi_awprot = replay0_m_axi_awprot;
|
|
assign m_axi_awqos = replay0_m_axi_awqos;
|
|
assign m_axi_awregion = replay0_m_axi_awregion;
|
|
assign m_axi_awuser = replay0_m_axi_awuser;
|
|
assign m_axi_awvalid = replay0_m_axi_awvalid;
|
|
assign replay0_m_axi_awready = m_axi_awready;
|
|
assign m_axi_wdata = replay0_m_axi_wdata;
|
|
assign m_axi_wstrb = replay0_m_axi_wstrb;
|
|
assign m_axi_wlast = replay0_m_axi_wlast;
|
|
assign m_axi_wuser = replay0_m_axi_wuser;
|
|
assign m_axi_wvalid = replay0_m_axi_wvalid;
|
|
assign replay0_m_axi_wready = m_axi_wready;
|
|
assign replay0_m_axi_bid = m_axi_bid;
|
|
assign replay0_m_axi_bresp = m_axi_bresp;
|
|
assign replay0_m_axi_buser = m_axi_buser;
|
|
assign replay0_m_axi_bvalid = m_axi_bvalid;
|
|
assign m_axi_bready = replay0_m_axi_bready;
|
|
assign m_axi_arid = replay0_m_axi_arid;
|
|
assign m_axi_araddr = replay0_m_axi_araddr;
|
|
assign m_axi_arlen = replay0_m_axi_arlen;
|
|
assign m_axi_arsize = replay0_m_axi_arsize;
|
|
assign m_axi_arburst = replay0_m_axi_arburst;
|
|
assign m_axi_arlock = replay0_m_axi_arlock;
|
|
assign m_axi_arcache = replay0_m_axi_arcache;
|
|
assign m_axi_arprot = replay0_m_axi_arprot;
|
|
assign m_axi_arqos = replay0_m_axi_arqos;
|
|
assign m_axi_arregion = replay0_m_axi_arregion;
|
|
assign m_axi_aruser = replay0_m_axi_aruser;
|
|
assign m_axi_arvalid = replay0_m_axi_arvalid;
|
|
assign replay0_m_axi_arready = m_axi_arready;
|
|
assign replay0_m_axi_rid = m_axi_rid;
|
|
assign replay0_m_axi_rdata = m_axi_rdata;
|
|
assign replay0_m_axi_rresp = m_axi_rresp;
|
|
assign replay0_m_axi_rlast = m_axi_rlast;
|
|
assign replay0_m_axi_ruser = m_axi_ruser;
|
|
assign replay0_m_axi_rvalid = m_axi_rvalid;
|
|
assign m_axi_rready = replay0_m_axi_rready;
|
|
|
|
assign radio0_radio_rx_data = radio_rx_data_radio0;
|
|
assign radio0_radio_rx_stb = radio_rx_stb_radio0;
|
|
assign radio_rx_running_radio0 = radio0_radio_rx_running;
|
|
assign radio_tx_data_radio0 = radio0_radio_tx_data;
|
|
assign radio0_radio_tx_stb = radio_tx_stb_radio0;
|
|
assign radio_tx_running_radio0 = radio0_radio_tx_running;
|
|
|
|
// Broadcaster/Listener Connections:
|
|
assign radio0_radio_time = radio_time;
|
|
|
|
endmodule
|
|
|
|
|
|
`default_nettype wire
|