Logo
Explore Help
Sign In
miegl/b210-k7-fpga
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
5f2dd666589549b9950d0ef2855d095e43cf7652
b210-k7-fpga/top/e31x/ip/e31x_ps_bd
T
History
Sam O'Brien 0bb7d1dd93 fpga: e31x: Upgrade to Vivado 2021.1
Original-commit: 77f921c7c5d06095af5eb86a209348251edef07d
2022-08-25 13:55:30 -05:00
..
chdr_dma_frame_size.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_dma_rx.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_dma_top.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
chdr_dma_tx.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e31x_ps_bd.tcl
fpga: e31x: Upgrade to Vivado 2021.1
2022-08-25 13:55:30 -05:00
e31x_ps.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile.inc
fpga: Update makefiles to allow parallel FPGA builds
2022-08-16 10:16:22 -05:00
ps7_init_gpl-sg1.c
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
ps7_init_gpl-sg3.c
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
ps7_init_gpl.c
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
ps7_init.c
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Powered by Gitea Version: 1.27.3 Page: 93ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API