Martin Braun 4d4b06dfac fpga: Cosmetic changes to rx_frontend_gen3_tb ...

- Add different signal types
- Default to real/constant
- Minor cleanup


Original-commit: 0624d6c6452fa47c47bb33abc1eb8ef935cfcf1f

2022-12-02 11:42:44 -08:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: Cosmetic changes to rx_frontend_gen3_tb

2022-12-02 11:42:44 -08:00

sim

fpga: sim: Support unused tkeep in AxiStreamPacket::dump_bytes()

2022-08-29 17:01:45 -05:00

tools

fpga: tools: Detect check_timing issues during build

2022-11-18 14:53:41 -06:00

top

fpga: e320 Change MIG arbitration to RD_PRI_REG

2022-11-08 08:20:48 -06:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%