Max Köhler 40ce83817a fpga: lib: add register stage in ipv4 chdr adapter ...

Original-commit: 2b9504d84d8f8e5dd7156498b4c8b5db5a2c84da

2025-02-05 09:14:26 -06:00

export/x300/radio

Fix instances of sim preamble

2024-09-17 08:43:22 -05:00

lib

fpga: lib: add register stage in ipv4 chdr adapter

2025-02-05 09:14:26 -06:00

sim

fpga: sim: Initialize test_status

2024-06-20 11:35:27 +02:00

tools

Get rid of unnecessary bash wrappers in subprocesses.Popen

2025-02-03 21:51:38 +01:00

top

fpga: x400: refactor 100GEth LBUS to AXI interface

2025-01-31 09:08:03 -06:00

.gitignore

fpga: Add more spurious files to gitignore

2023-12-13 17:28:09 -06:00

build.py

fpga: Replace references to python -> python3

2023-12-05 15:43:08 -06:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%