Aaron Rossetto 281efa74f1 fpga: Added AA image mappings to N320 ...

Original-commit: 7e2fa6feb642b0970eafc68a0451ec4cde782106

2020-09-03 15:46:01 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: sim: chdr_stream_endpoint_tb improvements

2020-08-31 08:16:43 -05:00

sim

fpga: sim: Fix stream command and status models

2020-08-31 08:16:43 -05:00

tools

fpga: Added AA image mappings to N320

2020-09-03 15:46:01 -05:00

top

fpga: Add Replay Block to RFNoC Core Image

2020-09-03 15:26:33 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%