miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
2253f7dbb0c92bab0e0e8458cee382f72f06f9bb
b210-k7-fpga/top/e320
T
History
Martin Braun 324f9d3c9a fpga: e320: Fix default YAML target to E320_1G 
It was set to E320_HG, which is not a valid target, causing build errors
unless -t E320_1G was provided to rfnoc_image_builder.


Original-commit: 9ed42affcaa88e026cb4f82807e69b546ed30c8c
2020-08-17 07:56:30 -05:00
..
dts
e320: Swap out liberio for internal Ethernet
2020-07-16 10:00:12 -05:00
ip
e320: Swap out liberio for internal Ethernet
2020-07-16 10:00:12 -05:00
.gitignore
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build_e320.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
dev_config.json
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_1ge.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_10ge_port0.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_10ge.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_aurora.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_clocking.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_core.v
fpga, mpm: Bump FPGA compat number
2020-07-24 15:24:14 -05:00
e320_dram.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_rfnoc_image_core.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_rfnoc_image_core.yml
fpga: e320: Fix default YAML target to E320_1G
2020-08-17 07:56:30 -05:00
e320_static_router.hex
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320.v
e320: Swap out liberio for internal Ethernet
2020-07-16 10:00:12 -05:00
Makefile
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile.e320.inc
fpga: Update RFNOC_EDGE_TBL_FILE for Cygwin
2020-06-12 15:50:16 -05:00
mb_pins.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
mb_timing.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
n3xx_mgt_io_core.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
n3xx_sfp_wrapper.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
setupenv.sh
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00