miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
0c6f2627a51427de0a5281a0245d30b2408a31f4
b210-k7-fpga/top/e320
T
History
Wade Fife fd113147be fpga: e320: Fix timeout for timekeeper registers 
This implements the same change that was made for E31x. The same issue
wasn't reproduced on N3xx, however this change keeps the code
consistent and eliminates the potential for the same problem.


Original-commit: 9c4a23f0a2a2d38ace75e4ab29f6f62f64155d81
2020-08-19 12:28:22 -05:00
..
dts
e320: Swap out liberio for internal Ethernet
2020-07-16 10:00:12 -05:00
ip
e320: Swap out liberio for internal Ethernet
2020-07-16 10:00:12 -05:00
.gitignore
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build_e320.tcl
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
dev_config.json
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_1ge.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_10ge_port0.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_10ge.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_aurora.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_clocking.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_core.v
fpga: e320: Fix timeout for timekeeper registers
2020-08-19 12:28:22 -05:00
e320_dram.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_rfnoc_image_core.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320_rfnoc_image_core.yml
fpga: e320: Fix default YAML target to E320_1G
2020-08-17 07:56:30 -05:00
e320_static_router.hex
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
e320.v
e320: Swap out liberio for internal Ethernet
2020-07-16 10:00:12 -05:00
Makefile
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile.e320.inc
fpga: Update RFNOC_EDGE_TBL_FILE for Cygwin
2020-06-12 15:50:16 -05:00
mb_pins.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
mb_timing.xdc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
n3xx_mgt_io_core.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
n3xx_sfp_wrapper.v
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
setupenv.sh
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00