0c6f2627a51427de0a5281a0245d30b2408a31f4
Fixes various synthesis/simulation warnings that were being generated due to incorrectly sized constants. Original-commit: 00f683c91486647f1711eb4c0b0a917078d29652
Description
No description provided
84 MiB
Languages
Verilog
42.5%
VHDL
13%
SystemVerilog
12%
HTML
11.1%
C
9.6%
Other
11.6%