Alex Williams 08c24691a9 e320: Swap out liberio for internal Ethernet ...

Original-commit: d01e091c4c7ccc323d305580a27754918b02974b

2020-07-16 10:00:12 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: lib: modify ctrlport decoder to Verilog 2001 compatible syntax

2020-07-10 15:12:55 -05:00

sim

fpga: lib: Add synthesizable AXI4-Stream SV components

2020-06-25 14:44:04 -05:00

tools

fpga: lib: Add width agnostic version of Ethernet Interface

2020-06-30 10:29:35 -05:00

top

e320: Swap out liberio for internal Ethernet

2020-07-16 10:00:12 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%