Max Köhler 067f150b75 fpga: tools: mark hash dirty with staged changes ...

Original-commit: d635ee91fb34fa1fbb0c70a23337f4ea5a05cc1f

2025-01-29 11:37:22 +01:00

export/x300/radio

Fix instances of sim preamble

2024-09-17 08:43:22 -05:00

lib

fpga: lib: simplify timing in pulse stretch

2025-01-23 19:18:48 -06:00

sim

fpga: sim: Initialize test_status

2024-06-20 11:35:27 +02:00

tools

fpga: tools: mark hash dirty with staged changes

2025-01-29 11:37:22 +01:00

top

fpga: x4xx: assemble x410/x440-version-info.dtsi in BUILD_DIR

2024-11-22 08:00:03 +01:00

.gitignore

fpga: Add more spurious files to gitignore

2023-12-13 17:28:09 -06:00

build.py

fpga: Replace references to python -> python3

2023-12-05 15:43:08 -06:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%