miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
02e4ef33185aa4338b1f14f5a12b9bcd7e379643
b210-k7-fpga/sim/rfnoc
T
History
Andrew Moch 02e4ef3318 fpga: sim: Fix AxiLiteBfm 
AxiLiteBfm incorrectly included stb argument on rd() and printed actual
response instead of expected in debug message.


Original-commit: cb7e9e24578ccf4db79878a7437a6a85ad315ee2
2020-07-31 13:10:00 -05:00
..
test/ChdrIfaceBfm
sim: Add ChdrIfaceBfm test
2020-03-09 13:43:05 -05:00
Makefile.srcs
fpga: lib: Add synthesizable AXI4-Stream SV components
2020-06-25 14:44:04 -05:00
PkgAxiLiteBfm.sv
fpga: sim: Fix AxiLiteBfm
2020-07-31 13:10:00 -05:00
PkgAxisCtrlBfm.sv
fpga: lib: Add synthesizable AXI4-Stream SV components
2020-06-25 14:44:04 -05:00
PkgAxiStreamBfm.sv
fpga: lib: Add synthesizable AXI4-Stream SV components
2020-06-25 14:44:04 -05:00
PkgChdrBfm.sv
fpga: rfnoc: Add support for 512-bit CHDR widths
2020-06-18 09:09:34 -05:00
PkgChdrData.sv
fpga: sim: Add packet_info_equal function
2020-05-28 15:04:05 -05:00
PkgChdrIfaceBfm.sv
fpga: sim: Add packet_info_equal function
2020-05-28 15:04:05 -05:00
PkgChdrUtils.sv
sim: Parameterize chdr_word_t data type
2020-03-09 13:43:05 -05:00
PkgCtrlIfaceBfm.sv
sim: Split PkgRfnocBlockCtrlBfm into separate packages
2020-03-09 13:43:05 -05:00
PkgEthernet.sv
fpga: lib: Add synthesizable AXI4-Stream SV components
2020-06-25 14:44:04 -05:00
PkgRfnocBlockCtrlBfm.sv
fpga: sim: Add packet_info_equal function
2020-05-28 15:04:05 -05:00
PkgRfnocItemUtils.sv
fpga: rfnoc: Add support for 512-bit CHDR widths
2020-06-18 09:09:34 -05:00
PkgTestExec.sv
fpga: rfnoc: Add support for 512-bit CHDR widths
2020-06-18 09:09:34 -05:00
sim_clock_gen.sv
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
sim_rfnoc_lib.svh
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
test_exec.svh
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00