miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
393 Commits 1 Branch 0 Tags
a08d0c4bd56b7a36edea3ca81d88c2fc344b4ffb
Commit Graph
1 Commits
Author SHA1 Message Date
Wade Fife 2a74e8cd67 fpga: lib: Add RegPort SystemVerilog interface 
Original-commit: d628c136a0cca7dddc47711f86f52f2c9e2ca089
 2022-08-29 17:01:45 -05:00