Wade Fife a08d0c4bd5 fpga: tools: Add X410_UC_200 image to X410 package ...

Original-commit: fb16ec77dc36e6d24b6ada6d7f9ec0484499b0ce

2023-02-24 08:07:17 -06:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: lib: rfnoc: Add resize capability to chdr_stream_endpoint

2023-02-24 08:07:17 -06:00

sim

fpga: sim: Fix typo in clk_wait_f

2022-12-19 08:57:18 -06:00

tools

fpga: tools: Add X410_UC_200 image to X410 package

2023-02-24 08:07:17 -06:00

top

fpga: Update all RFNoC image core files

2023-02-24 08:07:17 -06:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%