miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: Add Vivado project option to USRP FPGA builds

Browse Source 
Original-commit: 2e0db35eaf69947c344f67c9f38132e33f88a141
This commit is contained in:
Wade Fife
2024-03-15 20:05:39 -05:00
parent 51865aa003
commit a82a2d122e
5 changed files with 5 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
top/e31x/Makefile
+1
View File
@@ -112,6 +112,7 @@ help: ##Show this help message.
##DRAM=1 Include DDR3 SDRAM memory controller IP in the FPGA build. ##DRAM=1 Include DDR3 SDRAM memory controller IP in the FPGA build.
## Note: The RFNoC image core must also be configured to use DRAM. ## Note: The RFNoC image core must also be configured to use DRAM.
##GUI=1 Launch the build in the Vivado GUI. ##GUI=1 Launch the build in the Vivado GUI.
##PROJECT=1 Save Vivado project file, otherwise it's created in memory.
##CHECK=1 Launch the syntax checker instead of building a bitfile. ##CHECK=1 Launch the syntax checker instead of building a bitfile.
##SYNTH=1 Launch the build but stop after synthesis. ##SYNTH=1 Launch the build but stop after synthesis.
##BUILD_SEED=<N> Build seed to used to affect build results. (Default is 0) ##BUILD_SEED=<N> Build seed to used to affect build results. (Default is 0)
top/e320/Makefile
+1
View File
@@ -104,6 +104,7 @@ help: ##Show this help message.
##Supported Options ##Supported Options
##----------------- ##-----------------
##GUI=1 Launch the build in the Vivado GUI. ##GUI=1 Launch the build in the Vivado GUI.
##PROJECT=1 Save Vivado project file, otherwise it's created in memory.
##CHECK=1 Launch the syntax checker instead of building a bitfile. ##CHECK=1 Launch the syntax checker instead of building a bitfile.
##SYNTH=1 Launch the build but stop after synthesis. ##SYNTH=1 Launch the build but stop after synthesis.
##BUILD_SEED=<N> Build seed to used to affect build results. (Default is 0) ##BUILD_SEED=<N> Build seed to used to affect build results. (Default is 0)
top/n3xx/Makefile
+1
View File
@@ -207,6 +207,7 @@ help: ##Show this help message.
##Supported Options ##Supported Options
##----------------- ##-----------------
##GUI=1 Launch the build in the Vivado GUI. ##GUI=1 Launch the build in the Vivado GUI.
##PROJECT=1 Save Vivado project file, otherwise it's created in memory.
##CHECK=1 Launch the syntax checker instead of building a bitfile. ##CHECK=1 Launch the syntax checker instead of building a bitfile.
##SYNTH=1 Launch the build but stop after synthesis. ##SYNTH=1 Launch the build but stop after synthesis.
##BUILD_SEED=<N> Build seed to used to affect build results. (Default is 0) ##BUILD_SEED=<N> Build seed to used to affect build results. (Default is 0)
top/x300/Makefile
+1
View File
@@ -153,6 +153,7 @@ help: ##Show this help message.
##Supported Options ##Supported Options
##----------------- ##-----------------
##GUI=1 Launch the build in the Vivado GUI. ##GUI=1 Launch the build in the Vivado GUI.
##PROJECT=1 Save Vivado project file, otherwise it's created in memory.
##CHECK=1 Launch the syntax checker instead of building a bitfile. ##CHECK=1 Launch the syntax checker instead of building a bitfile.
##SYNTH=1 Launch the build but stop after synthesis. ##SYNTH=1 Launch the build but stop after synthesis.
##BUILD_SEED=<N> Build seed to used to affect build results. (Default is 0) ##BUILD_SEED=<N> Build seed to used to affect build results. (Default is 0)
top/x400/Makefile
+1
View File
@@ -331,6 +331,7 @@ help: ##Show this help message.
##INCR_BUILD=0 Use incremental Vivado build to speed up consecutive runs ##INCR_BUILD=0 Use incremental Vivado build to speed up consecutive runs
##DRAM=0 Exclude DDR4 memory controller IP from the FPGA build. ##DRAM=0 Exclude DDR4 memory controller IP from the FPGA build.
##GUI=1 Launch the build in the Vivado GUI. ##GUI=1 Launch the build in the Vivado GUI.
##PROJECT=1 Save Vivado project file, otherwise it's created in memory.
##CHECK=1 Launch the syntax checker instead of building a bitfile. ##CHECK=1 Launch the syntax checker instead of building a bitfile.
##SYNTH=1 Launch the build but stop after synthesis. ##SYNTH=1 Launch the build but stop after synthesis.
##BUILD_SEED=<N> Build seed to used to affect build results. (Default is 0) ##BUILD_SEED=<N> Build seed to used to affect build results. (Default is 0)