miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: x400: sim: Add 10 GbE with wide CHDR

Browse Source 
Adds simulation coverage for 10 GbE with 512-bit CHDR bus.


Original-commit: 0e50a37b5ec6039ed4e8947421dd333047e24408
This commit is contained in:
Wade Fife
2023-06-11 12:58:25 -05:00
parent 564944ea93
commit a405111ce7
1 changed files with 8 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
top/x400/sim/x4xx_qsfp_wrapper/x4xx_qsfp_wrapper_all_tb.sv
+8
View File
@@ -28,6 +28,13 @@ module x4xx_qsfp_wrapper_all_tb;
.USE_MAC (0)
) ETH_10Gb_fast ();
x4xx_qsfp_wrapper_tb #(
.TEST_NAME ("10GbE_F_512"),
.PROTOCOL0 (`MGT_10GbE),
.CHDR_W (512),
.USE_MAC (0)
) ETH_10Gb_fast_512 ();
x4xx_qsfp_wrapper_tb #(
.TEST_NAME ("10GbE_x4_F"),
.PROTOCOL0 (`MGT_10GbE),
@@ -67,6 +74,7 @@ module x4xx_qsfp_wrapper_all_tb;
always_ff@(posedge clk) begin
if (ETH_100Gb_fast.test.done &&
ETH_10Gb_fast.test.done &&
ETH_10Gb_fast_512.test.done &&
ETH_10Gb_x4_fast.test.done &&
ETH_100Gb_512serial.test.done &&
ETH_100Gb_128serial.test.done &&