Wade Fife a405111ce7 fpga: x400: sim: Add 10 GbE with wide CHDR ...

Adds simulation coverage for 10 GbE with 512-bit CHDR bus.


Original-commit: 0e50a37b5ec6039ed4e8947421dd333047e24408

2023-06-11 12:58:25 -05:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: lib: Fix IPv4 CHDR TUSER width

2023-06-11 12:58:25 -05:00

sim

fpga: sim: Fix typo in clk_wait_f

2022-12-19 08:57:18 -06:00

tools

mpm/fpga: x4xx: Major updates in preparation for future devices

2023-05-23 09:06:17 +02:00

top

fpga: x400: sim: Add 10 GbE with wide CHDR

2023-06-11 12:58:25 -05:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%