miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: tools: Lattice build flow clean-up

Browse Source 
Original-commit: fd2dd921a2af4bff1a26c43385b3942bc143f934
This commit is contained in:
Javier Valenzuela
2022-08-03 14:28:21 -05:00
committed by Wade Fife
parent 694475ce7a
commit 9513397e17
3 changed files with 35 additions and 22 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tools/make/diamond_design_builder.mak
+5
View File
@@ -24,6 +24,11 @@ BUILD_DIAMOND_DESIGN = \
echo "========================================================"; \
echo "BUILDER: Staging Diamond sources in build directory..."; \
cp -rf $(3)/lattice/* $(4)/;\
echo "BUILDER: Updating environment..."; \
export DMD_GIT_HASH=$(GIT_HASH_VERILOG_DEF); \
export DMD_PROJECT_FILE="$(1).ldf"; \
export DMD_IMPL=$(5); \
cp $(TOOLS_DIR)/scripts/dmd_design_build.tcl $(4)/build.tcl; \
cd $(4); \
echo "BUILDER: Implementating design..."; \
pnmainc build.tcl > $(1)_log.txt ; \
tools/scripts/dmd_design_build.tcl
+30
View File
@@ -0,0 +1,30 @@
#
# Copyright 2022 Ettus Research, a National Instruments Brand
#
# SPDX-License-Identifier: LGPL-3.0-or-later
#
# This is a template that will be copied to a project's
# build directory.
# This file contains the sequence of steps required to
# build and generate outputs for Lattice programmables.
# It works in conjuction with Lattice TCL Console (pnmainc).
# This file has the pre-requisite of setting the following
# environment variables:
# - DMD_PROJECT_FILE : Lattice project file name
# - DMD_IMPL : Implementation to use in said project
# - DMD_GIT_HASH : Hash to be consumed in this build
#
# Usage:
# pnmainc.exe build.tcl > <LOG_FILE_NAME>
prj_project open $::env(DMD_PROJECT_FILE)
prj_impl option -append "VERILOG_DIRECTIVES" $::env(DMD_GIT_HASH)
prj_run Synthesis -impl $::env(DMD_IMPL)
prj_run Translate -impl $::env(DMD_IMPL)
prj_run Map -impl $::env(DMD_IMPL)
prj_run PAR -impl $::env(DMD_IMPL)
prj_run PAR -impl $::env(DMD_IMPL) -task PARTrace
prj_run Export -impl $::env(DMD_IMPL) -task Bitgen
prj_run Export -impl $::env(DMD_IMPL) -task Jedecgen
prj_run Export -impl $::env(DMD_IMPL) -task Jedec4Xo3l
prj_project close
top/x400/dboards/zbx/cpld/lattice/build.tcl
-22
View File
@@ -1,22 +0,0 @@
#
# Copyright 2022 Ettus Research, a National Instruments Brand
#
# SPDX-License-Identifier: LGPL-3.0-or-later
#
#
# This file contains the sequence of steps required to
# build and generate outputs for the ZBX CPLD, XO3 variant.
# It is intended to be use as a parameter for
# pnmainc (Diamond TCL console).
# pnmainc.exe build.tcl > <LOG_FILE_NAME>
prj_project open "zbx_top_cpld.ldf"
prj_run Synthesis -impl impl1
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run PAR -impl impl1 -task PARTrace
prj_run Export -impl impl1 -task Bitgen
prj_run Export -impl impl1 -task Jedecgen
prj_run Export -impl impl1 -task Jedec4Xo3l
prj_project close