miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

fpga: tools: Lattice build flow clean-up

Browse Source 
Original-commit: fd2dd921a2af4bff1a26c43385b3942bc143f934
This commit is contained in:
Javier Valenzuela
2022-08-03 14:28:21 -05:00
committed by Wade Fife
parent 694475ce7a
commit 9513397e17
3 changed files with 35 additions and 22 deletions
Download Patch File Download Diff File Expand all files Collapse all files
top/x400/dboards/zbx/cpld/lattice/build.tcl
-22
View File
@@ -1,22 +0,0 @@
#
# Copyright 2022 Ettus Research, a National Instruments Brand
#
# SPDX-License-Identifier: LGPL-3.0-or-later
#
#
# This file contains the sequence of steps required to
# build and generate outputs for the ZBX CPLD, XO3 variant.
# It is intended to be use as a parameter for
# pnmainc (Diamond TCL console).
# pnmainc.exe build.tcl > <LOG_FILE_NAME>
prj_project open "zbx_top_cpld.ldf"
prj_run Synthesis -impl impl1
prj_run Translate -impl impl1
prj_run Map -impl impl1
prj_run PAR -impl impl1
prj_run PAR -impl impl1 -task PARTrace
prj_run Export -impl impl1 -task Bitgen
prj_run Export -impl impl1 -task Jedecgen
prj_run Export -impl impl1 -task Jedec4Xo3l
prj_project close