Wade Fife f5b6a04e5c fpga: x400: Add axi_inter_2x128_512_bd IP ...

Original-commit: e88c447a1a890a38ee875c14ab55a713056709b9

2022-02-07 13:08:11 -07:00

export/x300/radio

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

lib

fpga: Remove noc_shell_regs.vh and sim_rfnoc_lib.svh

2022-01-25 14:09:15 -07:00

sim

fpga: Remove noc_shell_regs.vh and sim_rfnoc_lib.svh

2022-01-25 14:09:15 -07:00

tools

fpga: tools: Fix adding directories for HDL source

2022-01-13 14:33:59 -06:00

top

fpga: x400: Add axi_inter_2x128_512_bd IP

2022-02-07 13:08:11 -07:00

.gitignore

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

build.py

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

LICENSE.md

Merge FPGA repository back into UHD repository

2020-01-28 09:35:36 -08:00

S

Description

No description provided

84 MiB

Languages

Verilog 42.5%

VHDL 13%

SystemVerilog 12%

HTML 11.1%

C 9.6%

Other 11.6%