This website requires JavaScript.
Explore
Help
Sign In
miegl
/
b210-k7-fpga
Watch
1
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
f19fa3cf827cb00a1fff3f4e9e7320a9675ff6eb
b210-k7-fpga
/
lib
/
wb_spi
T
History
Max Köhler
750317582d
fpga: lib: extend wb_spi ability to limit transmission length
...
Original-commit: 427a3939da459d6fb786a274ee04e28c950b71fd
2020-06-04 14:46:19 -05:00
..
bench
/verilog
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
doc
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
rtl
/verilog
fpga: lib: extend wb_spi ability to limit transmission length
2020-06-04 14:46:19 -05:00
sim/rtl_sim
/run
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
Makefile.srcs
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
