This website requires JavaScript.
Explore
Help
Sign In
miegl
/
b210-k7-fpga
Watch
1
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
22
Commits
1
Branch
0
Tags
ec9eb36fb9985871cd2a6884f3460ea8d5835fea
T
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Wade Fife
ec9eb36fb9
rfnoc: Fix FIR and AXI RAM block register documentation
...
Original-commit: e06ff0f5e08458256bf7ffdd3d9c84c4c1046807
2020-03-05 13:49:38 -06:00
export/x300
/radio
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
lib
rfnoc: Fix FIR and AXI RAM block register documentation
2020-03-05 13:49:38 -06:00
sim
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
tools
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
top
rfnoc: Add management filter to generic xport
2020-02-19 13:27:16 -06:00
.gitignore
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
build.py
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
LICENSE.md
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
S
Description
No description provided
84
MiB
Languages
Verilog
42.5%
VHDL
13%
SystemVerilog
12%
HTML
11.1%
C
9.6%
Other
11.6%
