miegl/b210-k7-fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
e41c34776c82eda882bb3d8924008fc1a348e86a
b210-k7-fpga/sim/rfnoc
T
History
Wade Fife 15d9d740ef fpga: sim: Fix stream command and status models 
This updates PkgChdrBfm to correct some errors when modeling stream
command and stream status packets.

- Fix behavior when CHDR_W = 512
- Fix assertions in read_ctrl()


Original-commit: ccf5d1e0a06bf8d46d7bf6dc33a17e3228a1bff4
2020-08-31 08:16:43 -05:00
..
test/ChdrIfaceBfm
sim: Add ChdrIfaceBfm test
2020-03-09 13:43:05 -05:00
Makefile.srcs
fpga: lib: Add synthesizable AXI4-Stream SV components
2020-06-25 14:44:04 -05:00
PkgAxiLiteBfm.sv
fpga: sim: Fix AxiLiteBfm
2020-07-31 13:10:00 -05:00
PkgAxisCtrlBfm.sv
fpga: lib: Add synthesizable AXI4-Stream SV components
2020-06-25 14:44:04 -05:00
PkgAxiStreamBfm.sv
fpga: lib: Add synthesizable AXI4-Stream SV components
2020-06-25 14:44:04 -05:00
PkgChdrBfm.sv
fpga: sim: Fix stream command and status models
2020-08-31 08:16:43 -05:00
PkgChdrData.sv
fpga: sim: Add packet_info_equal function
2020-05-28 15:04:05 -05:00
PkgChdrIfaceBfm.sv
fpga: sim: Add packet_info_equal function
2020-05-28 15:04:05 -05:00
PkgChdrUtils.sv
sim: Parameterize chdr_word_t data type
2020-03-09 13:43:05 -05:00
PkgCtrlIfaceBfm.sv
sim: Split PkgRfnocBlockCtrlBfm into separate packages
2020-03-09 13:43:05 -05:00
PkgEthernet.sv
fpga: sim: Update PkgEthernet
2020-07-31 13:22:29 -05:00
PkgRfnocBlockCtrlBfm.sv
fpga: sim: Add packet_info_equal function
2020-05-28 15:04:05 -05:00
PkgRfnocItemUtils.sv
fpga: rfnoc: Add support for 512-bit CHDR widths
2020-06-18 09:09:34 -05:00
PkgTestExec.sv
fpga: rfnoc: Add support for 512-bit CHDR widths
2020-06-18 09:09:34 -05:00
sim_clock_gen.sv
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
sim_rfnoc_lib.svh
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00
test_exec.svh
Merge FPGA repository back into UHD repository
2020-01-28 09:35:36 -08:00