Wade Fife
dce6ce8063
This updates the makefiles for the testbenches so they can be run using "make modelsim" without any additional hacks. The "xsim" and "vsim" simulation targets also still work. Original-commit: e962cc4a5e51e2326eb656ee2a779ea26774687b
63 lines
2.2 KiB
Makefile
63 lines
2.2 KiB
Makefile
#
|
|
# Copyright 2019 Ettus Research, a National Instruments Brand
|
|
#
|
|
# SPDX-License-Identifier: LGPL-3.0-or-later
|
|
#
|
|
|
|
#-------------------------------------------------
|
|
# Top-of-Makefile
|
|
#-------------------------------------------------
|
|
# Define BASE_DIR to point to the "top" dir. Note:
|
|
# UHD_FPGA_DIR must be passed into this Makefile.
|
|
BASE_DIR = ../../../../top
|
|
# Include viv_sim_preample after defining BASE_DIR
|
|
include $(BASE_DIR)/../tools/make/viv_sim_preamble.mak
|
|
|
|
#-------------------------------------------------
|
|
# Design Specific
|
|
#-------------------------------------------------
|
|
# Include makefiles and sources for the DUT and its
|
|
# dependencies.
|
|
include $(BASE_DIR)/../lib/rfnoc/core/Makefile.srcs
|
|
include $(BASE_DIR)/../lib/rfnoc/utils/Makefile.srcs
|
|
include $(LIB_IP_DIR)/axi_hb47/Makefile.inc
|
|
include $(LIB_IP_DIR)/complex_multiplier_dds/Makefile.inc
|
|
include $(LIB_IP_DIR)/dds_sin_cos_lut_only/Makefile.inc
|
|
include $(BASE_DIR)/x300/coregen_dsp/Makefile.srcs
|
|
include Makefile.srcs
|
|
|
|
DESIGN_SRCS += $(abspath \
|
|
$(RFNOC_CORE_SRCS) \
|
|
$(RFNOC_UTIL_SRCS) \
|
|
$(LIB_IP_AXI_HB47_SRCS) \
|
|
$(LIB_IP_COMPLEX_MULTIPLIER_DDS_SRCS) \
|
|
$(LIB_IP_DDS_SIN_COS_LUT_ONLY_SRCS) \
|
|
$(COREGEN_DSP_SRCS) \
|
|
$(RFNOC_BLOCK_DUC_SRCS) \
|
|
)
|
|
|
|
#-------------------------------------------------
|
|
# Testbench Specific
|
|
#-------------------------------------------------
|
|
SIM_TOP = rfnoc_block_duc_tb glbl
|
|
SIM_SRCS = \
|
|
$(abspath $(IP_BUILD_DIR)/dds_sin_cos_lut_only/sim/dds_sin_cos_lut_only.vhd) \
|
|
$(abspath $(IP_BUILD_DIR)/complex_multiplier_dds/sim/complex_multiplier_dds.vhd) \
|
|
$(abspath $(IP_BUILD_DIR)/axi_hb47/sim/axi_hb47.vhd) \
|
|
$(abspath modelsim_proj/axi_hb47.mif) \
|
|
$(abspath rfnoc_block_duc_tb.sv) \
|
|
$(VIVADO_PATH)/data/verilog/src/glbl.v \
|
|
|
|
# Copy the .mif file so ModelSim can find it
|
|
$(abspath modelsim_proj/axi_hb47.mif) : $(LIB_IP_AXI_HB47_OUTS)
|
|
mkdir -p modelsim_proj
|
|
cp $(abspath $(IP_BUILD_DIR)/axi_hb47/axi_hb47.mif) $(abspath modelsim_proj/axi_hb47.mif)
|
|
|
|
#-------------------------------------------------
|
|
# Bottom-of-Makefile
|
|
#-------------------------------------------------
|
|
# Include all simulator specific makefiles here
|
|
# Each should define a unique target to simulate
|
|
# e.g. xsim, vsim, etc and a common "clean" target
|
|
include $(BASE_DIR)/../tools/make/viv_simulator.mak
|